IDT723631L15PF IDT, Integrated Device Technology Inc, IDT723631L15PF Datasheet - Page 2

no-image

IDT723631L15PF

Manufacturer Part Number
IDT723631L15PF
Description
IC FIFO SYNC 512X36 120-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
7200r
Datasheet

Specifications of IDT723631L15PF

Function
Synchronous
Memory Size
18.4K (512 x 36)
Data Rate
67MHz
Access Time
15ns
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
120-TQFP, 120-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
723631L15PF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT723631L15PF
Manufacturer:
IDT
Quantity:
35
Part Number:
IDT723631L15PF
Manufacturer:
QFP
Quantity:
591
Part Number:
IDT723631L15PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT723631L15PF
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT723631L15PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
DESCRIPTION (CONTINUED)
register has a flag to signal when new mail has been stored. Two or more
devices may be used in parallel to create wider data paths. Expansion is
also possible in word depth.
synchronous interface. All data transfers through a port are gated to the
LOW-to-HIGH transition of a continuous (free-running) port clock by en-
able signals. The continuous clocks for each port are independent of one
PIN CONFIGURATION
* Electrical pin 1 in center of beveled edge. Pin 1 identifier in corner.
NOTES:
1. NC – No Connection
2. Uses Yamaichi socket IC51-1324-828
IDT723631/723641/723651 CMOS SyncFIFO™
512 x 36, 1,024 x 36 and 2,048 x 36
These devices are a clocked FIFO, which means each port employs a
GND
GND
GND
GND
V
V
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
NC
NC
NC
CC
CC
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
PQFP (PQ132-1, ORDER CODE: PQF)
TOP VIEW
*
2
another and can be asynchronous or coincident. The enables for each
port are arranged to provide a simple interface between microprocessors
and/or buses with synchronous control.
two-stage synchronized to CLKA. The Output Ready (OR) flag and Al-
most-Empty (AE) flag of the FIFO are two-stage synchronized to CLKB.
Offset values for the Almost-Full and Almost-Empty flags of the FIFO can be
programmed from port A or through a serial input.
The Input Ready (IR) flag and Almost-Full (AF) flag of the FIFO are
COMMERCIAL AND INDUSTRIAL
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
3023 drw02
TEMPERATURE RANGES
NC
NC
A
A
A
A
V
A
A
GND
A
A
A
A
A
A
A
GND
A
V
A
A
A
A
GND
A
A
A
A
A
V
A
NC
35
34
33
32
CC
31
30
29
28
27
26
25
24
23
22
CC
21
20
19
18
17
16
15
14
13
CC
12

Related parts for IDT723631L15PF