SC16C852L NXP Semiconductors, SC16C852L Datasheet - Page 24
SC16C852L
Manufacturer Part Number
SC16C852L
Description
16 mode or 68 mode bus interface
Manufacturer
NXP Semiconductors
Datasheet
1.SC16C852L.pdf
(63 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC16C852LIB,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
SC16C852LIB,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
SC16C852LIB,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
SC16C852LIET,115
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
SC16C852LIET,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Table 10.
A2 A1 A0 Register
General register set
0
0
0
0
0
0
1
1
1
1
1
Special register set
0
0
Second special register set
0
1
0
0
0
1
1
1
0
0
0
1
1
0
0
1
0
0
0
1
0
0
1
0
1
1
0
1
0
1
1
0
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
SC16C852L internal registers
RHR
THR
IER
FCR
ISR
LCR
MCR
LSR
EFCR
MSR
SPR
DLL
DLM
TXLVLCNT
RXLVLCNT
[4]
[2]
Default
XX
XX
00
00
01
00
00
60
00
X0
FF
XX
XX
00
00
[6]
[1]
Bit 7
bit 7
bit 7
CTS
interrupt
RCVR
trigger
(MSB)
FIFOs
enabled
divisor latch
enable
clock
select
FIFO data
error
reserved
CD
bit 7
bit 7
bit 15
bit 7
bit 7
[3]
[3]
Bit 6
bit 6
bit 6
RTS
interrupt
RCVR
trigger
(LSB)
FIFOs
enabled
set break
IRDA enable reserved
THR and
TSR empty
reserved
RI
bit 6
bit 6
bit 14
bit 6
bit 6
[3]
Bit 5
bit 5
bit 5
Xoff
interrupt
TX trigger
(MSB)
INT priority
bit 4
set parity
THR empty
reserved
DSR
bit 5
bit 5
bit 13
bit 5
bit 5
[3]
[3]
Bit 4
bit 4
bit 4
Sleep
mode
TX trigger
(LSB)
INT priority
bit 3
even parity
loopback
break
interrupt
reserved
CTS
bit 4
bit 4
bit 12
bit 4
bit 4
[3]
[3]
Bit 3
bit 3
bit 3
modem
status
interrupt
DMA mode
select
INT priority
bit 2
parity
enable
OP2/INT
enable
framing
error
reserved
bit 3
bit 3
bit 11
bit 3
bit 3
CD
Bit 2
bit 2
bit 2
receive line
status
interrupt
XMIT FIFO
reset
INT priority
bit 1
stop bits
(OP1)
parity error
Enable extra
feature bit 1
bit 2
bit 2
bit 10
bit 2
bit 2
RI
Bit 1
bit 1
bit 1
transmit
holding
register
interrupt
RCVR FIFO
reset
INT priority
bit 0
word length
bit 1
RTS
overrun
error
Enable extra
feature bit 0
bit 1
bit 1
bit 9
bit 1
bit 1
DSR
Bit 0
bit 0
bit 0
receive
holding
register
interrupt
FIFOs
enable
INT status
word length
bit 0
DTR
receive data
ready
Enable
TXLVLCNT/
RXLVLCNT
bit 0
bit 0
bit 8
bit 0
bit 0
CTS
R/W
R
W
R/W
W
R
R/W
R/W
R
W
R
R/W
R/W
R/W
R
R