mpc5602d Freescale Semiconductor, Inc, mpc5602d Datasheet - Page 40

• Manufacturer Part Number: mpc5602d
• Description: Mpc5602d Microcontroller Data Sheet
• Manufacturer: Freescale Semiconductor, Inc

Electrical characteristics
4.11
The Data Flash operation depends strongly on the Code Flash operation. If Code Flash is switched-off, the Data Flash is
disabled.
4.11.1
Table 23
40
1
2
3
4
5
6
7
8
9
I
V
Running consumption is given on voltage regulator supply (V
toggling. This value is highly dependent on the application. The given value is thought to be a worst case value with
all peripherals running, and code fetched from Code Flash while modify operation on-going on Data Flash. Note that
this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral
frequency through internal prescaler, fetch from SRAM most used functions, use low power mode when possible.
Higher current may be sinked by device during power-up and standby exit. Please refer to in rush current on
RUN current measured with typical application with accesses on both Flash and SRAM.
Only for the “P” classification: Code fetched from SRAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master,
PLL as system clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic
SW/WDG timer reset enabled.
Data Flash Power Down. Code Flash in Low Power. RC-OSC 128 kHz & RC-OSC 16 MHz on. 10 MHz XTAL clock.
FlexCAN: 0 ON (clocked but no reception or transmission). LINFlex: instances: 0, 1, 2 ON (clocked but no reception
or transmission), instance: 3 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15])
with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON.PIT ON.
STM ON. ADC ON but no conversion except 2 analog watchdogs.
Only for the “P” classification: No clock, RC-OSC 16 MHz off, RC-OSC 128 kHz on, PLL off, HPVreg off,
ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main
regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction
temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the
maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to
the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
Only for the “P” classification: ULPVreg on, HP/LPVreg off, 16 KB SRAM on, device configured for minimum
consumption, all possible modules switched off.
DDSTDBY
DD
shows the program and erase characteristics.
Symbol
= 3.3 V ± 10% / 5.0 V ± 10%, T
Flash memory electrical characteristics
Program/Erase characteristics
CC P STANDBY mode current
Table 22. Low voltage power domain electrical characteristics (continued)
C
D
D
D
P
Parameter
Preliminary—Subject to Change Without Notice
MPC5602D Microcontroller Data Sheet, Rev. 3.1
A
= 40 to 125 °C, unless otherwise specified
9
Slow internal RC oscillator
(128 kHz) running
DDREG
Conditions
). It does not include consumption linked to I/Os
1
T
T
T
T
T
A
A
A
A
A
= 25 °C
= 55 °C
= 85 °C
= 105 °C
= 125 °C
Min
—
—
—
—
—
Freescale Semiconductor
Value
TBD
Typ
25
TBD
TBD
Max
—
—
—
Table
Unit
µA
20.