is42s16800a1 Integrated Silicon Solution, Inc., is42s16800a1 Datasheet - Page 9

no-image

is42s16800a1

Manufacturer Part Number
is42s16800a1
Description
8meg 128-mbit Synchronous Dram
Manufacturer
Integrated Silicon Solution, Inc.
Datasheet
Read and Write Access Modes
After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting RAS high and CAS low
at the clock’s rising edge after the necessary RAS to CAS delay (t
whether the access cycle is a read operation (WE high), or a write operation (WE low). The address inputs determine the start-
ing column address.
The SDRAM provides a wide variety of fast access modes. A single Read or Write Command will initiate a serial read or write
operation on successive clock cycles up to 133 MHz for PC133 or upto 166MHz for PC166 devices. The number of serial data
bits for each access is equal to the burst length, which is programmed into the Mode Register.
Similar to Page Mode of conventional DRAMs, a read or write cycle can not begin until the sense amplifiers latch the selected
row address information. The refresh period (t
A new burst access can be done even before the previous burst ends. The ability to interrupt a burst operation at every clock
cycle is supported; this is referred to as the 1-N rule. When the previous burst is interrupted by another Read or Write Com-
mand, the remaining addresses are overridden by the new address.
Precharging an active bank after each read or write operation is not necessary providing the same row is to be accessed again.
To perform a read or write cycle to a different row within an activated bank, the bank must be precharged and a new Bank Acti-
vate command must be issued. When more than one bank is activated, interleaved (ping pong) bank Read or Write operations
are possible. By using the programmed burst length and alternating the access and precharge operations between multiple
banks, fast and seamless data access operation among many different pages can be realized. When multiple banks are acti-
vated, column to column interleave operation can be done between different pages. Finally, Read or Write Commands can be
issued to the same bank or between active banks on every clock cycle.
IS42S16800A1
Integrated Silicon Solution, Inc. — www.issi.com —
Rev. 00B
05/01/06
REF
) is what limits the number of random column accesses to an activated bank.
1-800-379-4774
RCD
). WE must also be defined at this time to determine
N
©
ISSI
®
9

Related parts for is42s16800a1