m29f800at STMicroelectronics, m29f800at Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
m29f800at
Manufacturer Part Number
m29f800at
Description
8 Mbit 1mb X8 Or 512kb X16, Boot Block Single Supply Flash Memory
Manufacturer
STMicroelectronics
Datasheet
1.M29F800AT.pdf
(21 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
m29f800at-70N1
Manufacturer:
ST
Quantity:
4 130
Part Number:
m29f800at-70N1
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
m29f800at-90N1
Manufacturer:
ST
Quantity:
9 520
Company:
Part Number:
m29f800at-90N1
Manufacturer:
ST
Quantity:
9 520
Company:
Part Number:
m29f800at-90N1
Manufacturer:
MIT
Quantity:
6 100
M29F800AT, M29F800AB
Figure 2A. TSOP Connections
Table 1. Signal Names
2/21
A0-A18
DQ0-DQ7
DQ8-DQ14
DQ15A–1
E
G
W
RP
RB
BYTE
V
V
NC
CC
SS
A15
A14
A13
A12
A11
A10
A18
A17
NC
NC
NC
NC
RP
RB
A9
A8
A7
A6
A5
A4
A3
A2
A1
W
1
12
13
24
Address Inputs
Data Inputs/Outputs
Data Inputs/Outputs
Data Input/Output or Address Input
Chip Enable
Output Enable
Write Enable
Reset/Block Temporary Unprotect
Ready/Busy Output
Byte/Word Organization Select
Supply Voltage
Ground
Not Connected Internally
M29F800AT
M29F800AB
AI02199
48
37
36
25
A16
BYTE
V SS
DQ15A–1
DQ7
DQ14
DQ6
DQ13
DQ5
DQ12
DQ4
V CC
DQ11
DQ3
DQ10
DQ2
DQ9
DQ1
DQ8
DQ0
G
V SS
E
A0
SUMMARY DESCRIPTION
The M29F800A is an 8 Mbit (1Mb x8 or 512Kb
x16) non-volatile memory that can be read, erased
and reprogrammed. These operations can be per-
formed using a single 5V supply. On power-up the
memory defaults to its Read mode where it can be
read in the same way as a ROM or EPROM.
The memory is divided into blocks that can be
erased independently so it is possible to preserve
valid data while old data is erased. Each block can
be protected independently to prevent accidental
Program or Erase commands from modifying the
memory. Program and Erase commands are writ-
ten to the Command Interface of the memory. An
on-chip Program/Erase Controller simplifies the
process of programming or erasing the memory by
taking care of all of the special operations that are
required to update the memory contents. The end
of a program or erase operation can be detected
and any error conditions identified. The command
set required to control the memory is consistent
with JEDEC standards.
Figure 2B. SO Connections
DQ10
DQ11
V SS
DQ0
DQ8
DQ1
DQ9
DQ2
DQ3
A18
A17
RB
A7
A6
A5
A4
A3
A2
A1
A0
G
E
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
M29F800AB
M29F800AT
AI02101B
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
RP
W
A8
A9
A10
A11
A12
A13
A14
A15
A16
BYTE
V SS
DQ15A–1
DQ7
DQ14
DQ6
DQ13
DQ5
DQ12
DQ4
V CC