tc58nvg0s3eta00 TOSHIBA Semiconductor CORPORATION, tc58nvg0s3eta00 Datasheet - Page 38

no-image

tc58nvg0s3eta00

Manufacturer Part Number
tc58nvg0s3eta00
Description
1 Gbit 128m ? 8 Bit Cmos Nand E2prom
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TC58NVG0S3ETA00
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
TC58NVG0S3ETA00
0
Company:
Part Number:
TC58NVG0S3ETA00
Quantity:
830
Part Number:
tc58nvg0s3eta00B3H
Manufacturer:
TOSH
Quantity:
4 552
Part Number:
tc58nvg0s3eta00B3H
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Company:
Part Number:
tc58nvg0s3eta00B3H
Quantity:
6 000
RY
Data Cache
Page Buffer
Cell Array
Auto Page Program Operation with Data Cache
sequenced has to be started from the beginning.
CLE
ALE
/
WE
RE
CE
BY
I/O
The device has an Auto Page Program with Data Cache operation enabling the high speed program operation shown below. When the block address changes this
Issuing the 15h command to the device after serial data input initiates the program operation with Data Cache
1
2
3
4
5
6
80h
Data for Page N is input to Data Cache.
Data is transferred to the Page Buffer by the 15h command. During the transfer the Ready/Busy outputs Busy State (t
Data is programmed to the selected page while the data for page N + 1 is input to the Data Cache.
By the 15h command, the data in the Data Cache is transferred to the Page Buffer after the programming of page N is completed. The device output busy state from the 15h command
until the Data Cache becomes empty. The duration of this period depends on timing between the internal programming of page N and serial data input for Page N + 1 (t
Data for Page N + P is input to the Data Cache while the data of the Page N + P − 1 is being programmed.
The programming with Data Cache is terminated by the 10h command. When the device becomes Ready, it shows that the internal programming of the Page Ν + P is completed.
NOTE: Since the last page programming by the 10h command is initiated after the previous cache program, the tPROG during cache programming is given by the following;
Add
Page N
1
t
PROG
Page N
Add
Data for Page N
= t
Add
PROG
Din
for the last page + t
Din
1
Din
15h
Data for Page N
2
PROG
t
70h
DCBSYW2
Status Output
of the previous page − ( command input cycle + address input cycle + data input cycle time of the previous page)
80h
3
Add Add Add
Data for Page N + 1
Page N + 1
3
Add
Din
38
Din
3
Data for Page N + 1
Din
4
Page N + 1
15h
4
70h
t
Status Output
DCBSYW2
DCBSYW2
80h
).
5
Add Add Add
Data for Page N + P
Page N + P − 1
Page N + P
5
Add
Din
Din
5
TC58NVG0S3ETA00
Din
10h
6
DCBSYW2
6
2010-01-25C
Status Output
Page N + P
).
70h
t
PROG (NOTE)

Related parts for tc58nvg0s3eta00