tmp89fm42 TOSHIBA Semiconductor CORPORATION, tmp89fm42 Datasheet - Page 269

no-image

tmp89fm42

Manufacturer Part Number
tmp89fm42
Description
8 Bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp89fm42AUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42LUG
Manufacturer:
ST
Quantity:
500
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
745
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
Manufacturer:
PROCONN
Quantity:
3 705
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/PBF
Quantity:
29
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
0
Company:
Part Number:
tmp89fm42UG
Quantity:
15 795
Company:
Part Number:
tmp89fm42UG
Quantity:
2 400
Part Number:
tmp89fm42UG(C
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(C,JZ)
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(CZHZ)
0
Part Number:
tmp89fm42UG(JZ)
Manufacturer:
Toshiba
Quantity:
10 000
RA001
17.5.3.5 Stopping the transmit/receive operation
the shift operation is not in progress, the operation is stopped immediately. Unlike the transmit mode, no
INTSIO0 interrupt request is generated in this state.
time, an INTSIO0 interrupt request is generated.
SIO0SR registers keep their values.
clock has been used, the SO0 pin keeps the last output value. To return the SO0 pin to the "H" level, write
"00" to SIO0CR<SIOM> when the operation is stopped.
operation. By setting SIO0CR<SIOM> to "00", SIO0CR<SIOS> and SIO0SR are cleared to "0" and the
SIO stops the operation, regardless of the SIO0SR<SEF> value. The SO0 pin becomes the "H" level. If
the internal clock is selected, the SCLK0 pin returns to the initial level.
(1)
(2)
Set SIO0CR<SIOS> to "0" to stop the transmit/receive operation. When SIO0SR<SEF> is "0", or when
When SIO0SR<SEF> is "1", the operation is stopped after the 8-bit data is received completely. At this
After the operation has stopped completely, SIO0SR<SIOF, SEF and TBFL> are cleared to "0". Other
If the internal clock has been used, the SO0 pin automatically returns to the "H" level. If an external
The transmit/receive operation can be forced to stop by setting SIO0CR<SIOM> to "00" during the
SIO0SR<REND> is already "1", SIO0SR<OERR> is set to "1".
initial state and the SO0 pin becomes the "H" level. SIO0SR<SEF> remains at "0". When the subse-
quent data is written to SIO0BUF, SIO0SR<SEF> is set to "1", the SCLK0 pin outputs the clock and
the transmit/receive operation is restarted. To confirm the receive data, read it from SIO0BUF before
writing data to SIO0BUF.
data to SIO0BUF, the last data value set to SIO0BUF is re-transmitted. At this time, the transmit
underrun error flag SIO0SR<UERR> is set to "1".
SIO0SR<REND>="1", SIO0SR<OERR> is set to "1".
When the internal clock is used
If SIO0SR<TBFL> is "1", it is cleared to "0" and the transmit/receive operation continues. If
If SIO0SR<TBFL> is "0", the transmit/receive operation is aborted. The SCLK0 pin becomes the
When an external clock is used
The transmit/receive operation continues. If the external serial clock is input without writing any
When the next 8-bit data is received completely before SIO0BUF is read, or in the state of
Page 255
TMP89FM42

Related parts for tmp89fm42