tmp89fm42 TOSHIBA Semiconductor CORPORATION, tmp89fm42 Datasheet - Page 283

no-image

tmp89fm42

Manufacturer Part Number
tmp89fm42
Description
8 Bit Microcontroller
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp89fm42AUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42LUG
Manufacturer:
ST
Quantity:
500
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
745
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
tmp89fm42LUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
Manufacturer:
PROCONN
Quantity:
3 705
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/PBF
Quantity:
29
Part Number:
tmp89fm42UG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG
0
Company:
Part Number:
tmp89fm42UG
Quantity:
15 795
Company:
Part Number:
tmp89fm42UG
Quantity:
2 400
Part Number:
tmp89fm42UG(C
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(C,JZ)
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp89fm42UG(CZHZ)
0
Part Number:
tmp89fm42UG(JZ)
Manufacturer:
Toshiba
Quantity:
10 000
RA001
Figure 18-5 Number of Clocks for Data Transfer and SBI0CR1<BC> and SBI0CR1<ACK>
18.4.3.2 Output of an acknowledge signal
Table 18-1 Relationship between the Number of Clocks for Data Transfer and SBI0CR1<BC>
SBI0CR1<ACK> is shown in Table 18-1.
keeps the set value.
acknowledge signal.
The relationship between the number of clocks for data transfer and SBI0CR1<BC> and
000
001
010
100
101
BC is cleared to "000" by the start condition.
Therefore, the slave address and the direction bit are always transferred in 8-bit units. In other cases, BC
Note: SBI0CR1<ACK> must be set before transmitting or receiving a slave address. When SBI0CR1<ACK>
In the acknowledgment mode, the SDA0 pin changes as follows during the period of the clocks for an
011
110
111
BC
1
• In the master mode
• In the slave mode
is cleared, the slave address match detection and the direction bit detection are not executed properly.
Number of clocks for data
receiver during the period of the clocks for an acknowledge signal. In the receiver mode, the
SDA0 pin is pulled down to the low level and an acknowledge signal is generated during the
period of the clocks for an acknowledge signal.
is detected or when a GENERAL CALL is received, the SDA0 pin is pulled down to the low
level and an acknowledge signal is generated during the period of the clocks for an acknowl-
edge signal.
and SBI0CR1<ACK>
SBI0CR1<BC>="110",
SBI0CR1<ACK>="0"
2
In the transmitter mode, the SDA0 pin is released to receive an acknowledge signal from the
When a match between the received slave address and the slave address set to I2C0AR<SA>
ACK=0 (Non-acknowledgment mode)
transfer
8
1
2
3
4
5
6
7
3
4
Number of data bits
5
Page 269
8
1
2
3
4
5
6
7
6
Number of clocks for data
ACK=1 (Acknowledgment mode)
transfer
9
2
3
4
5
6
7
8
SBI0CR1<BC>="011",
SBI0CR1<ACK>="1"
1
2
Number of data bits
3
8
1
2
3
4
5
6
7
4
TMP89FM42

Related parts for tmp89fm42