msp430f2121irge Microchip Technology Inc., msp430f2121irge Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
msp430f2121irge
Manufacturer Part Number
msp430f2121irge
Description
Msp430
Manufacturer
Microchip Technology Inc.
Datasheet
1.MSP430F2121IRGE.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
msp430f2121irgeR
Manufacturer:
APEC
Quantity:
2 546
Part Number:
msp430f2121irgeR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
msp430f2121irgeT
Manufacturer:
TI/德州仪器
Quantity:
20 000
MSP430x21x1
MIXED SIGNAL MICROCONTROLLER
SLAS439C − SEPTEMBER 2004 − REVISED JULY 2006
interrupt vector addresses
NOTES: 1. A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h−01FFh).
6
Flash memory access violation
PC out-of-range (see Note 1)
The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh−0FFC0h.
The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.
If the reset vector (located at address 0FFFEh) contains 0FFFFh (e.g. flash is not programmed) the CPU will
go into LPM4 immediately after power−up.
INTERRUPT SOURCE
2. Multiple source flags
3. Interrupt flags are located in the module
4. (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.
5. This location is used as bootstrap loader security key (BSLSKEY).
6. The interrupt vectors at addresses 0FFDCh to 0FFC0h are not used in this device and can be used for regular program code if
Flash key violation
Watchdog Timer+
Comparator_A+
Oscillator fault
External reset
(see Note 5)
(see Note 6)
(eight flags)
(eight flags)
A value of 0AA55h at this location disables the BSL completely.
A value of 0h disables the erasure of the flash if an invalid password is supplied.
necessary.
I/O Port P2
I/O Port P1
Watchdog
Power-up
Timer_A2
Timer_A2
NMI
TACCR0 CCIFG (see Note 3)
TAIFG (see Notes 2 & 3)
P2IFG.0 to P2IFG.7
P1IFG.0 to P1IFG.7
INTERRUPT FLAG
(see Notes 2 & 4)
(see Notes 2 & 3)
(see Notes 2 & 3)
TACCR1 CCIFG,
POST OFFICE BOX 655303
(see Note 2)
ACCVIFG
WDTIFG
WDTIFG
PORIFG
RSTIFG
NMIIFG
OFIFG
CAIFG
KEYV
•
DALLAS, TEXAS 75265
SYSTEM INTERRUPT
(non)-maskable,
(non)-maskable,
(non)-maskable
maskable
maskable
maskable
maskable
maskable
maskable
Reset
0FFDCh ... 0FFC0h
WORD ADDRESS
0FFECh
0FFDEh
0FFFEh
0FFFCh
0FFFAh
0FFEEh
0FFEAh
0FFE8h
0FFE6h
0FFE4h
0FFE2h
0FFE0h
0FFF8h
0FFF6h
0FFF4h
0FFF2h
0FFF0h
14 ... 0, lowest
31, highest
PRIORITY
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15