adum2200 Analog Devices, Inc., adum2200 Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
adum2200
Manufacturer Part Number
adum2200
Description
Dual-channel Digital Isolators, 5 Kv
Manufacturer
Analog Devices, Inc.
Datasheet
1.ADUM2200.pdf
(20 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adum2200ARWZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adum2200BRWZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adum2200BRWZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADuM2200/ADuM2201
Parameter
1
2
3
4
5
6
7
8
9
All voltages are relative to their respective ground.
The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load
present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the
Figure 6
for total I
The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
t
measured from the 50% level of the rising edge of the V
t
load within the recommended operating conditions.
Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of
the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with
inputs on opposing sides of the isolation barrier.
CM
that can be sustained while maintaining V
magnitude is the range over which the common mode is slewed.
Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See
information on per-channel supply current for unloaded and loaded conditions. See the
current for a given data rate.
PHL
PSK
ADuM220xBR
For All Models
H
propagation delay is measured from the 50% level of the falling edge of the V
is the magnitude of the worst-case difference in t
Minimum Pulse Width
Maximum Data Rate
Propagation Delay
Pulse Width Distortion, |t
Propagation Delay Skew
Channel-to-Channel Matching,
Channel-to-Channel Matching,
Output Rise/Fall Time (10% to 90%)
Common-Mode Transient Immunity
Common-Mode Transient Immunity
Refresh Rate
Input Dynamic Supply Current, per Channel
Output Dynamic Supply Current, per Channel
is the maximum common-mode voltage slew rate that can be sustained while maintaining V
Codirectional Channels
Opposing Directional Channels
at Logic High Output
at Logic Low Output
Change vs. Temperature
through
DD1
and I
DD2
Figure 8
supply currents as a function of data rate for ADuM2200 and ADuM2201 channel configurations.
for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See
5
4
3
8
8
6
PLH
7
− t
PHL
O
< 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient
|
5
7
PHL
9
9
and/or t
Ix
signal to the 50% level of the rising edge of the V
Symbol
PW
t
PWD
t
t
t
t
|CM
|CM
f
I
I
DDI (D)
DDO (D)
r
PHL
PSK
PSKCD
PSKOD
R
/t
, t
F
PLH
H
L
|
|
PLH
that is measured between units at the same operating temperature, supply voltages, and output
Rev. A | Page 4 of 20
Min
10
20
25
25
Ix
signal to the 50% level of the falling edge of the V
Power Consumption
Typ
5
2.5
35
35
1.2
0.19
0.05
O
> 0.8 V
Max
100
50
3
15
3
15
DD2
Ox
. CM
signal.
section for guidance on calculating per-channel supply
L
is the maximum common-mode voltage slew rate
Unit
ns
Mbps
ns
ns
ps/°C
ns
ns
ns
ns
kV/μs
kV/μs
Mbps
mA/Mbps
mA/Mbps
Figure 6
Power Consumption
Test Conditions
C
C
C
C
C
C
C
C
C
V
transient magnitude = 800 V
V
transient magnitude = 800 V
Ix
Ix
L
L
L
L
L
L
L
L
L
Ox
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= V
= 0 V, VCM = 1000 V,
signal. t
through
DD1
Figure 9
or V
PLH
Figure 8
propagation delay is
DD2
through
, V
section. See
CM
for
= 1000 V,
Figure 11