cyrf6936 Cypress Semiconductor Corporation., cyrf6936 Datasheet - Page 21

• Manufacturer Part Number: cyrf6936
• Description: Wirelessusb Lp 2.4 Ghz Radio Soc
• Manufacturer: Cypress Semiconductor Corporation.

Document #: 38-16015 Rev. *G
Mnemonic
Bit
Default
Read/Write
Function
Bit 7
Bit 5
Bits 4:2
Bits 1:0
Mnemonic
Bit
Default
Read/Write
Function
Bit 7
Bit 6
Bit 5
Bits 4:0
Acknowledge Enable. When this bit is set, an ACK packet is automatically transmitted whenever a valid packet is received; in
this case the device is considered to be in transaction mode. After transmission of the ACK packet, the device automatically
transitions to the END STATE. When this bit is cleared, the device transitions directly to the END STATE immediately after the
end of packet transmission. This bit affects both transmitting and receiving devices.
Force End State. Setting this bit forces a transition to the state set in END STATE. By setting the desired END STATE at the
same time as setting this bit the device may be forced to immediately transition from its current state to any other state. This bit
is automatically cleared upon completion. Firmware MUST never try to force END STATE while TX GO is set, nor when RX GO
is set and a SOP has already been received (packet reception already in progress).
Transaction End State. This field defines the mode to which the device transitions after receiving or transmitting a packet. 000
= Sleep Mode; 001 = Idle Mode; 010 = Synth Mode (TX); 011 = Synth Mode (RX); 100 = RX Mode. In normal use, this field is
typically set to ‘000’ or ‘001’ when the device is transmitting packets, and ‘100’ when the device is receiving packets. Note that
when the device transitions to receive mode as an END STATE, the receiver must still be armed by setting RX GO before the
device can begin receiving data. If the system only supports packets less than or equal to 16 bytes then firmware should exam-
ine RXC IRQ and RXE IRQ to determine the status of the packet. If the system supports packets more than 16 bytes, make
sure that END STATE is not sleep, force RXF = 1, perform receive operation, force RXF = 0, and if necessary set END STATE
back to sleep.
ACK Timeout. When the device is configured for transaction mode, this field sets the timeout period after transmission of a
packet during which an ACK must be correctly received in order to prevent a transmit error condition from being detected. This
timeout period is expressed in terms of a number of SOP_CODE_ADR code lengths; if SOP LEN is set, then the timeout period
is this value multiplied by 64 μs and if SOP LEN is cleared then the timeout is this value multiplied by 32 μs. 00 = 4x; 01 = 8x,
10 = 12x; 11 = 15x the SOP_CODE_ADR code length. ACK_TO must be set to greater than 30 + Data Code Length (only for
8DR) + Preamble Length + SOP Code Length (x2).
SOP Enable. When this bit is set, each transmitted packet begins with a SOP field, and only packets beginning with a valid
SOP field are received. If this bit is cleared, no SOP field is generated when a packet is transmitted, and packet reception
begins whenever two successive correlations against the DATA_CODE_ADR code are detected.
SOP PN Code Length. When this bit is set the SOP_CODE_ADR code length is 64 chips. When this bit is cleared the
SOP_CODE_ADR code length is 32 chips.
Packet Length Enable. When this bit is set the 8 bit value contained in TX_LENGTH_ADR is transmitted immediately after the
SOP field. In receive mode, the 8 bits immediately following the SOP field are interpreted as the length of the packet. When this
bit is cleared no packet length field is transmitted. 8DR always sends the packet length field (LEN EN setting is ignored). GFSK
requires user set LEN EN = 1.
SOP Correlator Threshold. This is the receive data correlator threshold used when attempting to detect a SOP symbol. There
is a single threshold for the SOP_CODE_ADR code. This threshold is applied independently to each of SOP1 and SOP2 fields.
When SOP LEN is set, all 5 bits of this field are used. When SOP LEN is cleared, the most significant bit is disregarded. Typical
applications configure SOP TH = 04h for SOP32 and SOP TH = 0Eh for SOP64.
SOP EN
ACK EN
R/W
R/W
7
1
7
1
SOP LEN
Not Used
R/W
6
6
0
-
-
FRAMING_CFG_ADR
XACT_CFG_ADR
FRC END
LEN EN
R/W
R/W
5
0
5
1
R/W
R/W
4
0
4
0
END STATE
R/W
R/W
3
0
3
0
SOP TH
R/W
R/W
2
0
2
1
Address
R/W
Address
R/W
1
0
1
0
CYRF6936
ACK TO
Page 21 of 40
R/W
R/W
0
0
0
1
0x0F
0x10
[+] Feedback