ak4650 AKM Semiconductor, Inc., ak4650 Datasheet - Page 67

• Manufacturer Part Number: ak4650
• Description: 16bit 6 Codec With Mic/hp/spk-amp & Tsc
• Manufacturer: AKM Semiconductor, Inc.

A new audio input frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of
BITCLK. On the immediately following falling edge of BITCLK, the AK4650 samples the assertion of SYNC. This
falling edge marks the time when both sides of AC-link are aware of the start of a new audio frame. On the next rising of
BITCLK, the AK4650 transitions SDATAIN into the first bit position of slot 0 (“Codec Ready” bit). Each new bit
position is presented to AC-link on a rising edge of BITCLK, and subsequently sampled by the AC ’97 controller on the
following falling edge of BITCLK. This sequence ensures that data transitions, and subsequent sample points for both
incoming and outgoing data streams are time aligned.
[Slot 1]: Status Address Port
Audio input frame slot 1’s stream echoes the control register index, for historical reference, for the data to be returned in
slot 2. (Assuming that slot 1 valid bit and slot 2 valid bit in the slot 0 had been tagged “valid” by the AK4650.)
This address shows register index for which data is being returned in the slot 2. This address port is the copy of slot 1 of
the output frame, and index address input to SDATAOUT is looped back to the AC’97 controller through SDATAIN
even for non-supported register.
For “On Demand” base data transaction, when the DAC sampling rate is set less than 48kHz, then AK4650 will request
new audio data as required by setting the SLOTREQ bits 11 and 10 in slot 1 to 0’s. When no data is required to support the
selected sampling rate, these bits will be 1’s. When SLOTREQ bits are asserted as “send data request” during the current
frame on SDATAIN, AC’97 digital controller should send data onto the corresponding slot in the next frame on
SDATAOUT. If VRA bit is set to “0”, SLOTREQ bits always show “0” and sample rate is tired to 48kHz.
MS0502-E-01
BITCLK
SDATAIN
SY NC
BITCLK
SDATAIN
Slot 0
SLOTREQ Bit
19
18-12
11
10
9-0
Bit19
“0”
Bit18
“1/0”
Codec
Ready
“1/0”
Bit15 Bit14 Bit13 Bit12 Bit11 Bit10
“1/0”
Bit17
“1/0”
Slot1
Bit16
“1/0” “1/0”
Description
Reserved (Set to “0”)
Control Register Index (7bit; Set to “0” if tagged invalid)
Slot 3 Request: PCM Lch
Slot 4 Request: PCM Rch
Reserved (10bit; Set to “0”)
Slot2
“1/0”
Bit15
Slot3
“1/0” “1/0”
Bit14
“1/0” “1/0” “1/0”
Slot 0
Status Address Port
Slot4
Bit13
Table 56. SLOTREQ bit
Slot 1
Slot5
“1/0”
Figure 51. Slot 0
Figure 52. Slot 1
Bit12 Bit11
“0”: send data request, “1”: do not send
“0”: send data request, “1”: do not send
Slot6 Slot7
Bit9
“1/0”
“1/0”
- 67 -
Bit8
“0”
“1/0”
Bit10
Slot8
Bit7
“0”
Bit9
“0”
Bit8
“0”
Slot11
Bit4
“0”
Bit7
“0”
Slot12
Bit3
“1/0”
Bit6
“0”
“0”
Bit2
Bit5
“0”
Bit1
“0”
Bit4
“0”
Bit0
Bit3
“0”
“0”
Bit2
“0”
Bit1
“0”
Slot 1
Bit0
“0”
Bit19
[AK4650]
Slot 2
2007/04