ppc405ex Applied Micro Circuits Corporation (AMCC), ppc405ex Datasheet - Page 16
ppc405ex
Manufacturer Part Number
ppc405ex
Description
Powerpc 405ex Embedded Processor
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet
1.PPC405EX.pdf
(74 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ppc405ex-NSA400T
Manufacturer:
AMCC
Quantity:
475
Company:
Part Number:
ppc405ex-NSC400T
Manufacturer:
AMCC
Quantity:
6 728
Company:
Part Number:
ppc405ex-NSD600T
Manufacturer:
AMCC/10
Quantity:
4 166
Company:
Part Number:
ppc405ex-SPC533T
Manufacturer:
AMCC
Quantity:
299
Company:
Part Number:
ppc405exR-CPC400T
Manufacturer:
IR
Quantity:
4 400
Part Number:
ppc405exR-NSD333T
Manufacturer:
MACOM
Quantity:
20 000
PPC405EX – PowerPC 405EX Embedded Processor
General Purpose Timer (GPT)
The GPT provides a time base counter and system timers in addition to those defined in the processor.
Features include:
JTAG
Features include:
Refer to http://www.amcc.com/Embedded/Partners for a list of AMCC partners supplying probes for use with the
JTAG interface.
16
• Runt frame rejection
• Programmable inter-frame gap
• IEEE 802.3x compliant for frame-based flow control mechanism, including self-assembled control frame
• Wake-on-LAN and Power-over-Internet supported
• Programmable internal/external loopback capabilities
• OPB slave (MAC) and PLB master (MAL) interfaces for control and configuration are 32 bits wide
• MAL has 128-bit PLB master interface for data path.
• Extensive error/status vector generation for each processed packet
• VLAN tag ID supported (according to IEEE Draft 802.3ac/D1.0 standard)
• Programmable automatic source address inclusion/replacement for transmit packets
• Programmable automatic Pad/FCS stripping for receive packets
• Programmable VLAN Tag inclusion/replacement for transmit packets
• Half- or full-duplex GMII/RGMII
• Jumbo frames support
• Memory Access Layer (MAL) provides DMA capability to Ethernet channel
• Interrupt coalescence support for two transmit and two receive channels
• 32-bit time base counter driven by the OPB clock
• Seven 32-bit compare timers
• IEEE 1149.1 test access port
• JTAG Boundary Scan Description Language (BSDL)
transmitting)
Preliminary Data Sheet
Revision 1.21 - July 9, 2008
AMCC Proprietary