PLL202-108 PhaseLink (PLL), PLL202-108 Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
PLL202-108
Manufacturer Part Number
PLL202-108
Description
Ali, Via, Sis, Intel 440BX Chipset FTGS , I2C Programmable: Skew / SST / Frequency / Drive
Manufacturer
PhaseLink (PLL)
Datasheet
1.PLL202-108.pdf
(21 pages)
7. BYTE 6: Control Register (1=Enable, 0=Disable)
8. BYTE 7: Linear Programming Register (1=Enable, 0=Disable)
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit
Bit
Pin#
Pin#
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Programmable Clock Generator for ALI 1681 P4 Chip Sets
Default
Default
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
Description
Vendor ID Bit 3 (read only)
Vendor ID Bit 2 (read only)
Vendor ID Bit 1 (read only)
Vendor ID Bit 0 (read only)
Revision ID Bit 3 (read only)
Revision ID Bit 2 (read only)
Revision ID Bit 1 (read only)
Revision ID Bit 0 (read only)
Linear programming sign bit ( 0 is “+”, 1 is “−” )
Linear programming magnitude bit 6 (MSB)
Linear programming magnitude bit 5
Linear programming magnitude bit 4
Linear programming magnitude bit 3
Linear programming magnitude bit 2
Linear programming magnitude bit 1
Linear programming magnitude bit 0 (LSB)
Description
PLL202-108
Rev 8/20/02 Page 8