PLL202-13 PhaseLink (PLL), PLL202-13 Datasheet - Page 11
![no-image](/images/no-image-200.jpg)
PLL202-13
Manufacturer Part Number
PLL202-13
Description
Ali, Via, Sis, Intel 440BX Chipset FTGS , Freq. Progr., SST
Manufacturer
PhaseLink (PLL)
Datasheet
1.PLL202-13.pdf
(15 pages)
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
WDT OPERATIONAL FLOW CHART
Motherboard Clock Generator for SIS540/630 with 133MHz FSB
END
END
§
§
§
§
§
Frequency Setting
to I2C Frequency
Setting
Enable Bit
Enable Bit
Setting
Copy Fall-Back
Disable WD-
F
Frequency
Setting
Disable WD-
F
CPU
CPU
= Fall-Back
= Target
SUCCESS
SUCCESS
WD-TIMER, WD-ENABLE
I2C Register Loading:
I2C Register Loading:
System Restart @
Jumper-Setting
Fall-Back, M,
Frequency
Frequency
Restart @
Response
Fall-back
START
Wait For
System
System
END
FSEL
FAIL -
After specified WD-Timer Expired
FAIL -
After specified WD-Timer Expired
PLL202-13
Rev 02/15/00 Page 11