MC68HC908JL8 MOTOROLA [Motorola, Inc], MC68HC908JL8 Datasheet - Page 200

no-image

MC68HC908JL8

Manufacturer Part Number
MC68HC908JL8
Description
Motorola reserves the right to make changes without further notice to any products herein
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JL8CDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC908JL8CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908JL8CFA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
1 240
Part Number:
MC68HC908JL8CFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
1 240
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CP
Manufacturer:
FREESCALE Semiconductor
Quantity:
388
Part Number:
MC68HC908JL8CP
Manufacturer:
FRE/MOT
Quantity:
20 000
Part Number:
MC68HC908JL8CSPE
Manufacturer:
SINOPOWER
Quantity:
24 000
Part Number:
MC68HC908JL8CSPE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68HC908JL8CSPE
Manufacturer:
FREESCALE
Quantity:
51
Part Number:
MC68HC908JL8MFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Serial Communications Interface (SCI)
Technical Data
200
TC — Transmission Complete Bit
SCRF — SCI Receiver Full Bit
IDLE — Receiver Idle Bit
Freescale Semiconductor, Inc.
This read-only bit is set when the SCTE bit is set, and no data,
preamble, or break character is being transmitted. TC generates an
SCI transmitter CPU interrupt request if the TCIE bit in SCC2 is also
set. TC is automatically cleared when data, preamble or break is
queued and ready to be sent. There may be up to 1.5 transmitter
clocks of latency between queueing data, preamble, and break and
the transmission actually starting. Reset sets the TC bit.
This clearable, read-only bit is set when the data in the receive shift
register transfers to the SCI data register. SCRF can generate an SCI
receiver CPU interrupt request. When the SCRIE bit in SCC2 is set,
SCRF generates a CPU interrupt request. In normal operation, clear
the SCRF bit by reading SCS1 with SCRF set and then reading the
SCDR. Reset clears SCRF.
This clearable, read-only bit is set when 10 or 11 consecutive logic 1s
appear on the receiver input. IDLE generates an SCI receiver CPU
interrupt request if the ILIE bit in SCC2 is also set. Clear the IDLE bit
by reading SCS1 with IDLE set and then reading the SCDR. After the
receiver is enabled, it must receive a valid character that sets the
SCRF bit before an idle condition can set the IDLE bit. Also, after the
IDLE bit has been cleared, a valid character must again set the SCRF
bit before an idle condition can set the IDLE bit. Reset clears the IDLE
bit.
For More Information On This Product,
1 = No transmission in progress
0 = Transmission in progress
1 = Received data available in SCDR
0 = Data not available in SCDR
1 = Receiver input idle
0 = Receiver input active (or idle since the IDLE bit was cleared)
Serial Communications Interface (SCI)
Go to: www.freescale.com
MC68HC908JL8
MOTOROLA
Rev. 2.0

Related parts for MC68HC908JL8