HD6412373R RENESAS [Renesas Technology Corp], HD6412373R Datasheet - Page 366

no-image

HD6412373R

Manufacturer Part Number
HD6412373R
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2300 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Section 7 DMA Controller (DMAC)
Bit
9
8
Rev.7.00 Mar. 18, 2009 page 298 of 1136
REJ09B0109-0700
Bit Name
DTA0
Initial Value
0
0
R/W
R/W
R/W
Description
Data Transfer Acknowledge 0
These bits enable or disable clearing when DMA
transfer is performed for the internal interrupt
source selected by the DTF3 to DTF0 bits in
DMACR of channel 0.
It the DTA0 bit is set to 1 when DTE0 = 1, the
internal interrupt source is cleared automatically by
DMA transfer. When DTE0 = 1 and DTA0 = 1, the
internal interrupt source does not issue an interrupt
request to the CPU or DTC.
It the DTA0 bit is cleared to 0 when DTE0 = 1, the
internal interrupt source is not cleared when a
transfer is performed, and can issue an interrupt
request to the CPU or DTC in parallel. In this case,
the interrupt source should be cleared by the CPU
or DTC transfer.
When DTE0 = 0, the internal interrupt source
issues an interrupt request to the CPU or DTC
regardless of the DTA0 bit setting.
The state of the DTME0 bit does not affect the
above operations.
Reserved
This bit can be read from or written to. However,
the write value should always be 0.

Related parts for HD6412373R