IR3822MPBF_08 IRF [International Rectifier], IR3822MPBF_08 Datasheet - Page 16
![no-image](/images/no-image-200.jpg)
IR3822MPBF_08
Manufacturer Part Number
IR3822MPBF_08
Description
HIGHLY INTEGRATED 4A WIDE-INPUT VOLTAGE, SYNCHRONOUS BUCK REGULATOR
Manufacturer
IRF [International Rectifier]
Datasheet
1.IR3822MPBF_08.pdf
(21 pages)
01/08/08
Programming the Current-Limit
The Current-Limit threshold can be set by
connecting a resistor (R
low-side MOSFET to the OCSet pin. The
resistor can be calculated by using equation (3).
The
coefficient and it should be considered for the
worse case operation. This resistor must be
placed close to the IC, place a small ceramic
capacitor from this pin to power ground (PGnd)
for noise rejection purposes.
Setting the Power Good Threshold
Power Good threshold can be programmed by
using two external resistors (see figure 16).
The following formula can be used to set the
threshold:
Where:
0.38V is reference of the internal comparator
0.9*Vout is selectable threshold for power good,
for this design it is 1.62V.
Select R
Using (18): R
Select R
Use a pull up resistor (4.99K) from PGood pin to
Vcc.
R
I
DS(on)
SET
υ
R
where
Note
I
where
I
I
R
1
2
Δ
Δ
R
SET
SET
o
=10KOhm
=3.09K
: i
i
OCSet
DS(on)
:
:
2
I =
Temperatur
=
Max
Inductor
=
=
=
V (
L(critical
:
(I
(4A
0
2
=
=
Use
if
:
:
in
=3.06KOhm
o
9 .
Output
18mΩ
R
5V
-
∗
has
*V
V
. 1
∗
7
)
o
. 0
=
24
1.5)
=
) 5
is
)
out
R
ripple
38
∗
9.31KΩ
mΩ
used
V
OCSet
+
-
e
∗
+
Current
V
in
. 0
R
υ
Dependency
Δ
2
a
. 0
∗
DS(on)
38
i
V
=
for
∗
L
85
current
o
18mΩ
for
I
V
∗
OCSet
SET
A
positive
low
F
V
*R
s
=
cc
) from drain of the
6.85A
1
-
∗
side
1
-
.5
-(3)
--(
=
MOSFET
19
27mΩ
temperature
)
Layout Consideration
The layout is very important when designing high
frequency switching converters. Layout will affect
noise pickup and can cause a good design to
perform with less than expected results.
Start to place the power components, making all
the connection in the top layer with wide, copper
filled areas.
The inductor, output capacitor and the IR3822
should be as close to each other as possible.
This helps to reduce the EMI radiated by the
power traces due to the high switching currents
through them. Place the input capacitor directly to
the Vin pin of IR3822. To reduce the ESR replace
the single input capacitor with two parallel units.
The feedback part of the system should be kept
away from the inductor and other noise sources.
The
capacitors for Vcc and Vc should be close to their
respective pins. It is important to place the
feedback
resistors and compensation components close to
Fb and Comp pins.
In a multilayer PCB use one layer as a power
ground plane and have a control circuit ground
(analog ground), to which all signals are
referenced. The goal is to localize the high
current path to a separate loop that does not
interfere with the more sensitive analog control
function. These two grounds must be connected
together on the PC board layout at a single point.
The Power QFN is a thermally enhanced
package. Based on thermal performance it is
recommended to use at least a 4-layers PCB. To
effectively remove heat from the device the
exposed pad should be connected to the ground
plane using vias.
critical
components
bypass
IR3822MPBF
components
including
PD-60333
such
feedback
as
16