ADUM1310ARWZ-RL1 AD [Analog Devices], ADUM1310ARWZ-RL1 Datasheet - Page 18
![no-image](/images/no-image-200.jpg)
ADUM1310ARWZ-RL1
Manufacturer Part Number
ADUM1310ARWZ-RL1
Description
Triple-Channel Digital Isolators
Manufacturer
AD [Analog Devices]
Datasheet
1.ADUM1310ARWZ-RL1.pdf
(20 pages)
ADuM1310/ADuM1311
APPLICATION INFORMATION
PC BOARD LAYOUT
The ADuM131x digital isolator requires no external interface
circuitry for the logic interfaces. Power supply bypassing is
strongly recommended at the input and output supply pins (see
Figure 13). Bypass capacitors are most conveniently connected
between Pin 1 and Pin 2 for V
for V
0.1 μF. The total lead length between both ends of the capacitor
and the input power supply pin should not exceed 20 mm.
Bypassing between Pin 1 and Pin 8 and between Pin 9 and
Pin 16 should be considered, unless both of the ground pins on
each package are connected together close to the package.
In applications involving high common-mode transients, care
should be taken to ensure that board coupling across the isolation
barrier is minimized. Furthermore, the board layout should be
designed such that any coupling that does occur equally affects
all pins on a given component side. Failure to ensure this can
cause voltage differentials between pins exceeding the device’s
absolute maximum ratings, thereby leading to latch-up or
permanent damage.
PROPAGATION DELAY RELATED PARAMETERS
Propagation delay is a parameter that describes the time it takes
a logic signal to propagate through a component. The input-to-
output propagation delay time for a high-to-low transition may
differ from the propagation delay time of a low-to-high transition.
Pulse width distortion is the maximum difference between
these two propagation delay values and is an indication of how
accurately the input signal’s timing is preserved.
INPUT (V
OUTPUT (V
DD2
Ix
V
. The capacitor value should be between 0.01 μF and
CTRL
)
IC
GND1
GND
Ox
Figure 13. Recommended Printed Circuit Board Layout
V
/V
DD1
)
V
V
NC
OC
IA
IB
1
1
Figure 14. Propagation Delay Parameters
t
PLH
DD1
and between Pin 15 and Pin 16
t
PHL
50%
50%
V
GND
V
V
V
NC
CTRL
GND
DD2
OA
OB
OC
/V
2
2
2
IC
Rev. F | Page 18 of 20
Channel-to-channel matching refers to the maximum amount
the propagation delay differs between channels within a single
ADuM131x component.
Propagation delay skew refers to the maximum amount the
propagation delay differs between multiple ADuM131x
components operating under the same conditions.
DC CORRECTNESS AND MAGNETIC FIELD
IMMUNITY
Positive and negative logic transitions at the isolator input
cause narrow (~1 ns) pulses to be sent to the decoder via the
transformer. The decoder is bistable and is therefore either set
or reset by the pulses, indicating input logic transitions. In the
absence of logic transitions at the input for more than 2 μs, a
periodic set of refresh pulses indicative of the correct input state
are sent to ensure dc correctness at the output. If the decoder
receives no internal pulses of more than about 5 μs, the input
side is assumed to be unpowered or nonfunctional, in which
case the isolator output is forced to a default state (see Table 12)
by the watchdog timer circuit.
The magnetic field immunity of the ADuM131x is determined
by the changing magnetic field, which induces a voltage in the
transformer’s receiving coil large enough to either falsely set or
reset the decoder. The following analysis defines the conditions
under which this can occur. The 3 V operating condition of the
ADuM131x is examined because it represents the most suscep-
tible mode of operation.
The pulses at the transformer output have an amplitude greater
than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus
establishing a 0.5 V margin in which induced voltages can be
tolerated. The voltage induced across the receiving coil is given by
where:
β is magnetic flux density (gauss).
N is the number of turns in the receiving coil.
r
Given the geometry of the receiving coil in the ADuM131x and
an imposed requirement that the induced voltage be, at most,
50% of the 0.5 V margin at the decoder, a maximum allowable
magnetic field at a given frequency can be calculated. The result
is shown in Figure 15.
n
is the radius of the n
V = (−dβ/dt)
∑
πr
n
2
th
; n = 1, 2, … , N
turn in the receiving coil (cm).