HD6412350 Hitachi, HD6412350 Datasheet - Page 199
HD6412350
Manufacturer Part Number
HD6412350
Description
(HD6412350 / HD6432351) 16-BIT MICROCONTROLLER
Manufacturer
Hitachi
Datasheet
1.HD6412350.pdf
(989 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412350F10
Manufacturer:
HITACHI/日立
Quantity:
20 000
Company:
Part Number:
HD6412350F20
Manufacturer:
RENESAS
Quantity:
648
Company:
Part Number:
HD6412350F20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412350F20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Company:
Part Number:
HD6412350F20V
Manufacturer:
RENESAS
Quantity:
586
Company:
Part Number:
HD6412350F20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412350F20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412350TE20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Company:
Part Number:
HD6412350TE20IV
Manufacturer:
DALLAS
Quantity:
2 874
- Current page: 199 of 989
- Download datasheet (4Mb)
6.8
6.8.1
When the H8S/2350 Series accesses external space , it can insert a 1-state idle cycle (T
bus cycles in the following two cases: (1) when read accesses between different areas occur
consecutively, and (2) when a write cycle occurs immediately after a read cycle. By inserting an
idle cycle it is possible, for example, to avoid data collisions between ROM, with a long output
floating time, and high-speed memory, I/O interfaces, and so on.
(1) Consecutive Reads between Different Areas
If consecutive reads between different areas occur while the ICIS1 bit in BCRH is set to 1, an idle
cycle is inserted at the start of the second read cycle. This is enabled in advanced mode.
Figure 6-31 shows an example of the operation in this case. In this example, bus cycle A is a read
cycle from ROM with a long output floating time, and bus cycle B is a read cycle from SRAM,
each being located in a different area. In (a), an idle cycle is not inserted, and a collision occurs in
cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is inserted,
and a data collision is prevented.
Address bus
CS (area A)
CS (area B)
Data bus
RD
Idle Cycle
Operation
ø
(a) Idle cycle not inserted
T
1
Bus cycle A
(ICIS1 = 0)
T
Figure 6-31 Example of Idle Cycle Operation (1)
2
T
Long output
floating time
3
Bus cycle B
T
1
T
2
Data
collision
Address bus
CS (area A)
CS (area B)
Data bus
RD
ø
T
1
(b) Idle cycle inserted
Bus cycle A
(Initial value ICIS1 = 1)
T
2
T
3
T
Bus cycle B
I
I
T
) between
1
T
2
179
Related parts for HD6412350
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Silicon N-Channel Power MOS FET Module
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
High Speed Power Switching
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
Silicon N-Channel IGBT
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
8MHz V(cc): -0.3 to +7.0V V(in): -0.3 to +0.3V advanced CRT controller (ACRTC)
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-WORD x 4-BIT MULTIPORT CMOS VIDEO RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-WORD x 4-BIT MULTIPORT CMOS VIDEO RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-word ? 4-bit High Speed CMOS Static RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
SINGLE CHIP CODEC WITH FILTERS(COMBO)
Manufacturer:
HITACHI
Datasheet: