GAL6002B-15LJ Lattice Semiconductor, GAL6002B-15LJ Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/381/lattice_semiconductor_sml.jpg)
GAL6002B-15LJ
Manufacturer Part Number
GAL6002B-15LJ
Description
High Performance E2CMOS FPLA Generic Array Logic
Manufacturer
Lattice Semiconductor
Datasheet
1.GAL6002B-15LJ.pdf
(16 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
GAL6002B-15LJ
Manufacturer:
LATTICE
Quantity:
1 200
Part Number:
GAL6002B-15LJ
Manufacturer:
LATTICE
Quantity:
20 000
1) Refer to Switching Test Conditions section.
2) Calculated from fmax with internal feedback. Refer to fmax Description section.
3) Refer to fmax Description section.
PARAM.
f
f
f
f
f
f
AC Switching Characteristics
max1
max2
max3
max4
max5
max6
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
wh1
wh2
wh3
pd1
pd2
pd3
co1
co2
co3
co4
cf1
cf2
su1
su2
su3
su4
su5
su6
h1
h2
h3
h4
2
2
3
3
3
3
3
3
COND
TEST
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
A
A
A
A
A
A
A
1
.
DESCRIPTION
Combinatorial Input to Combinatorial Output
Feedback or I/O to Combinational Output
Transparent Latch Input to Combinatorial Output
Input Latch ICLK to Combinatorial Output Delay
Input Reg. ICLK to Combinatorial Output Delay
Output D/E Reg. OCLK to Output Delay
Output D Reg. Sum Term CLK to Output Delay
Output D/E Reg. OCLK to Buried Feedback Delay
Output D Reg. STCLK to Buried Feedback Delay
Setup Time, Input before Input Latch ICLK
Setup Time, Input before Input Reg. ICLK
Setup Time, Input or Fdbk before D/E Reg. OCLK
Setup Time, Input or Fdbk before D Reg. Sum Term CLK
Setup Time, Input Reg. ICLK before D/E Reg. OCLK
Setup Time, Input Reg. ICLK before D Reg. Sum Term CLK
Hold Time, Input after Input Latch ICLK
Hold Time, Input after Input Reg. ICLK
Hold Time, Input or Feedback after D/E Reg. OCLK
Hold Time, Input or Feedback after D Reg. Sum Term CLK
Max. Clock Frequency w/External Feedback, 1/(
Max. Clock Frequency w/External Feedback, 1/(
Max. Clock Frequency w/Internal Feedback, 1/(
Max. Clock Frequency w/Internal Feedback, 1/(
Max. Clock Frequency w/No Feedback, OCLK
Max. Clock Frequency w/No Feedback, STCLK
ICLK Pulse Duration, High
OCLK Pulse Duration, High
STCLK Pulse Duration, High
Over Recommended Operating Conditions
9
t
t
t
t
su3+
su4+
su3+
su4+
t
t
t
t
cf1)
cf2)
co3)
co4)
Specifications GAL6002
MIN. MAX.
11.5 —
55.5 —
43.4 —
1.5
1.5
15
66
66
75
70
—
—
—
—
—
—
—
—
— 10.1
5
7
3
3
0
4
6
6
7
COM
-15
6.5
3.6
15
15
18
20
20
18
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
MIN. MAX.
47.6 —
13
20
37
50
50
60
60
—
—
—
—
—
—
—
—
—
2
2
7
9
4
4
0
6
7
7
8
COM
-20
20
20
23
25
25
20
13
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
8
7
UNITS
MHz
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns