HC230 ALTERA [Altera Corporation], HC230 Datasheet - Page 183
HC230
Manufacturer Part Number
HC230
Description
HardCopy II Device Family
Manufacturer
ALTERA [Altera Corporation]
Datasheet
1.HC230.pdf
(228 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HC230F1020ANQ
Manufacturer:
Discera
Quantity:
2 000
- Current page: 183 of 228
- Download datasheet (4Mb)
Altera Corporation
September 2008
External Output Delay Specification
One way to capture output port timing is to describe the external timing
environment, which is the maximum and minimum delay times of
external signals that are driven by the primary output ports of the
HardCopy series device.
constraint driven by the primary output port. The static timing analysis
tool uses this information to check that the on-chip timing of the output
signals is within the desired specification.
Figure 7–11. External Timing Constraint for a Primary Output Port
Internal Output Delay (Tco) Specification
This approach describes the acceptable maximum and minimum on-chip
clock-to-output (T
describe the time it takes from the active edge of the clock to the data
arriving at the primary output port.
with an on-chip T
T
Figure 7–12. On-Chip Clock-to-Output (T
clk
CO
requirement.
D
dff
Q
HardCopy Device or FPGA
CO
CO
Data Path
Delay
Clock
Delay
time constraint. In addition, there can be a minimum
) delay. For example, you can use this approach to
tco for a Primary Output Port
Figure 7–11
Constraining Timing of HardCopy Series Devices
Primary Output from
FPGA/HardCopy
Series Device
Figure 7–12
co
shows the external timing
) Time Constraint
tco
External Device
shows a generic circuit
Data Path
Delay
Data
Path
Delay
External Output Delay
D
dff
output
Q
7–19
Related parts for HC230
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: