100LVELT22MX Fairchild Semiconductor, 100LVELT22MX Datasheet
100LVELT22MX
Specifications of 100LVELT22MX
Related parts for 100LVELT22MX
100LVELT22MX Summary of contents
Page 1
... LVTTL/LVCMOS Inputs Positive Supply CC GND Ground © 2003 Fairchild Semiconductor Corporation Features Typical propagation delay of 350 ps 100 ps skew between outputs Max When TTL input is left Open Q output defaults HIGH Fairchild MSOP-8 package is a drop-in replacement to ON TSSOP-8 Flow through pinout Meets or exceeds JEDEC specification EIA/JESD78 IC ...
Page 2
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Current (I ) OUT Continuous Surge Storage Temperature (T ) STG LVPECL DC Electrical Characteristics Symbol Parameter I Power Supply Current ...
Page 3
Switching Waveforms FIGURE 1. LVTTL to Differential LVPECL Propagation Delay FIGURE 2. Differential Output Edge Rates 3 www.fairchildsemi.com ...
Page 4
Physical Dimensions inches (millimeters) unless otherwise noted 8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow www.fairchildsemi.com Package Number M08A 4 ...
Page 5
Physical Dimensions Physical Dimensions inches (millimeters) unless otherwise noted (Continued) inches (millimeters) unless otherwise noted (Continued) 8-Lead Molded Small Outline Package (MSOP), JEDEC MO-187, 3.0mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit ...