C8051F330DR Silicon Labs, C8051F330DR Datasheet - Page 104

• Manufacturer Part Number: C8051F330DR
• Description: 8-bit Microcontrollers - MCU 8kB 10ADC
• Manufacturer: Silicon Labs

Specifications of C8051F330DR

• Product Category: 8-bit Microcontrollers - MCU
• Core: 8051
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 8 KB
• Data Ram Size: 768 B
• On-chip Adc: No
• Operating Supply Voltage: 2.7 V to 3.6 V
• Package / Case: QFN-20
• Mounting Style: SMD/SMT
• Data Rom Size: 128 B
• Interface Type: I2C, SPI, UART
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 17
• Number Of Timers: 4
• On-chip Dac: No
• Processor Series: C8051
• Program Memory Type: Flash
• Factory Pack Quantity: 1500
• Supply Voltage - Max: 3.6 V
• Supply Voltage - Min: 2.7 V

11.4. Flash Write and Erase Guidelines
Any system which contains routines which write or erase Flash memory from software involves some risk
that the write or erase routines will execute unintentionally if the CPU is operating outside its specified
operating range of V
fying code can result in alteration of Flash memory contents causing a system failure that is only recover-
able by re-Flashing the code in the device.
The following guidelines are recommended for any system which contains routines which write or erase
Flash from code.
11.4.1. V
11.4.2. PSWE Maintenance
1. If the system power supply is subject to voltage or current "spikes," add sufficient transient
2. Make certain that the minimum V
3. Enable the on-chip V
4. As an added precaution, explicitly enable the V
5. Make certain that all writes to the RSTSRC (Reset Sources) register use direct assignment
6. Make certain that all writes to the RSTSRC register explicitly set the PORSF bit to a '1'. Areas
7. Reduce the number of places in code where the PSWE bit (b0 in PSCTL) is set to a '1'. There
8. Minimize the number of variable accesses while PSWE is set to a '1'. Handle pointer address
9. Disable interrupts prior to setting PSWE to a '1' and leave them disabled until after PSWE has
DD
protection devices to the power supply to ensure that the supply voltages listed in the Absolute
Maximum Ratings table are not exceeded.
meet this rise time specification, then add an external V
the device that holds the device in reset until V
drops below 2.7 V.
as possible. This should be the first set of instructions executed after the Reset Vector. For
'C'-based systems, this will involve modifying the startup code added by the 'C' compiler. See
your compiler documentation for more details. Make certain that there are no delays in soft-
ware between enabling the V
Code examples showing this can be found in “AN201: Writing to Flash from Firmware", avail-
able from the Silicon Laboratories web site.
reset source inside the functions that write and erase Flash memory. The V
instructions should be placed just after the instruction to set PSWE to a '1', but before the
Flash write or erase operation instruction.
operators and explicitly DO NOT use the bit-wise operators (such as AND or OR). For exam-
ple, "RSTSRC = 0x02" is correct. "RSTSRC |= 0x02" is incorrect.
to check are initialization code which enables other reset sources, such as the Missing Clock
Detector or Comparator, for example, and instructions which force a Software Reset. A global
search on "RSTSRC" can quickly verify this.
should be exactly one routine in code that sets PSWE to a '1' to write Flash bytes and one rou-
tine in code that sets PSWE and PSEE both to a '1' to erase Flash pages.
updates and loop variable maintenance outside the "PSWE = 1; ... PSWE = 0;" area. Code
examples showing this can be found in AN201, "Writing to Flash from Firmware", available
from the Silicon Laboratories web site.
been reset to '0'. Any interrupts posted during the Flash write or erase operation will be ser-
Maintenance and the V
DD
, system clock frequency, or temperature. This accidental execution of Flash modi-
DD
monitor and enable the V
DD
DD
monitor
DD
monitor and enabling the V
rise time specification of 1 ms is met. If the system cannot
Rev. 1.7
DD
DD
DD
C8051F330/1/2/3/4/5
monitor and enable the V
reaches 2.7 V and re-asserts RST if V
monitor as a reset source as early in code
DD
brownout circuit to the RST pin of
DD
monitor as a reset source.
DD
DD
monitor enable
monitor as a
107
DD