AD8436-EVALZ Analog Devices, AD8436-EVALZ Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD8436-EVALZ
Manufacturer Part Number
AD8436-EVALZ
Description
Power Management IC Development Tools Eval Board
Manufacturer
Analog Devices
Type
Other Power Managementr
Series
AD8436r
Datasheet
1.AD8436-EVALZ.pdf
(24 pages)
Specifications of AD8436-EVALZ
Rohs
yes
Product
Evaluation Boards
Tool Is For Evaluation Of
AD8436
Input Voltage
+ / - 18 V
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Factory Pack Quantity
1
Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 3. Pin Function Descriptions, CP-20-10
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
EP
NOTES
1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.
2. THE EXPOSED PAD CONNECTION IS OPTIONAL.
IBUFOUT
IBUFIN–
IBUFIN+
RMS
DNC
1
5
Mnemonic
DNC
RMS
IBUFOUT
IBUFIN–
IBUFIN+
IBUFGN
DNC
OGND
OUT
VEE
IGND
OBUFIN+
OBUFIN−
OBUFOUT
OBUFV+
IBUFV+
VCC
CCF
CAVG
SUM
DNC
Figure 3. Pin Configuration, Top View, CP-20-10
IBUFGN
20
6
SUM
CAVG
DNC
PIN 1
INDICATOR
Description
Do Not Connect. Used for factory test.
AC Input to the RMS Core.
FET Input Buffer Output Pin.
FET Input Buffer Inverting Input Pin.
FET Input Buffer Noninverting Input Pin.
Optional 10 kΩ Precision Gain Resistor.
Do Not Connect. Used for factory test.
Internal 16 kΩ I-to-V Resistor.
RMS Core Voltage or Current Output.
Negative Supply Rail.
Half Supply Node.
Output Buffer Noninverting Input Pin.
Output Buffer Inverting Input Pin.
Output Buffer Output Pin.
Power Pin for the Output Buffer.
Power Pin for the Input Buffer.
Positive Supply Rail for the RMS Core.
Connection for Crest Factor Capacitor.
Connection for Averaging Capacitor.
Summing Amplifier Input Pin.
Exposed Pad Connection to Ground
Pad Optional.
(Not to Scale)
AD8436
TOP VIEW
OGND
CCF
VCC
OUT
IBUFV+
VEE
16
10
15
11
OBUFV+
OBUFOUT
OBUFIN–
OBUFIN+
IGND
Rev. B | Page 5 of 24
Table 4. Pin Function Descriptions, RQ-20
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Mnemonic
SUM
DNC
RMS
IBUFOUT
IBUFIN–
IBUFIN+
IBUFGN
DNC
OGND
OUT
VEE
IGND
OBUFIN+
OBUFIN−
OBUFOUT
OBUFV+
IBUFV+
VCC
CCF
CAVG
IBUFOUT
IBUFIN–
IBUFIN+
IBUFGN
OGND
SUM
RMS
DNC
DNC
OUT
Figure 4. Pin Configuration, RQ-20
NOTES
1. DNC = DO NOT CONNECT.
DO NOT CONNECT TO THIS PIN.
10
1
2
3
4
5
6
7
8
9
Description
Summing Amplifier Input Pin.
Do Not Connect. Used for factory test.
AC Input to the RMS Core.
FET Input Buffer Output Pin.
FET Input Buffer Inverting Input Pin.
FET Input Buffer Noninverting Input Pin.
Optional 10 kΩ Precision Gain Resistor.
Do Not Connect. Used for factory test.
Internal 16 kΩ I-to-V Resistor.
RMS Core Voltage or Current Output.
Negative Supply Rail.
Half Supply Node.
Output Buffer Noninverting Input Pin.
Output Buffer Inverting Input Pin.
Output Buffer Output Pin.
Power Pin for the Output Buffer.
Power Pin for the Input Buffer.
Positive Supply Rail for the RMS Core.
Connection for Crest Factor Capacitor.
Connection for Averaging Capacitor.
(Not to Scale)
AD8436
TOP VIEW
20
19
18
17
15
14
13
12
11
16
CAVG
CCF
VCC
IBUFV+
OBUFV+
OBUFOUT
OBUFIN–
OBUFIN+
IGND
VEE
AD8436