W25Q32BVSSIG Winbond Electronics, W25Q32BVSSIG Datasheet - Page 61

IC SPI FLASH 32MBIT 8SOIC

W25Q32BVSSIG

Manufacturer Part Number
W25Q32BVSSIG
Description
IC SPI FLASH 32MBIT 8SOIC
Manufacturer
Winbond Electronics
Datasheet

Specifications of W25Q32BVSSIG

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
32M (4M x 8)
Speed
104MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W25Q32BVSSIG
Quantity:
5 530
Part Number:
W25Q32BVSSIG
Manufacturer:
Winbond
Quantity:
1 000
Part Number:
W25Q32BVSSIG
Quantity:
6 250
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
9 310
Part Number:
W25Q32BVSSIG
Manufacturer:
Winbond
Quantity:
6 600
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND
Quantity:
8 000
Part Number:
W25Q32BVSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W25Q32BVSSIG
Quantity:
34
Company:
Part Number:
W25Q32BVSSIG
Quantity:
10 000
Company:
Part Number:
W25Q32BVSSIG
Quantity:
49
7.2.38 Program Security Registers (42h)
The Program Security Register instruction is similar to the Page Program instruction. It allows from one
byte to 256 bytes of security register data to be programmed at previously erased (FFh) memory locations.
A Write Enable instruction must be executed before the device will accept the Program Security Register
Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting
the instruction code “42h” followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin.
The /CS pin must be held low for the entire length of the instruction while data is being sent to the device.
The Program Security Register instruction sequence is shown in Figure 36. The Security Register Lock
Bits LB[3:1] in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is
set to 1, the corresponding security register will be permanently locked, Program Security Register
instruction to that register will be ignored (See 7.1.9, 7.2.21 for detail descriptions).
(IO
(IO )
CLK
CLK
/CS
/CS
DI
DI
0
0
)
Mode 3
Mode 0
0
39
*
Security Register #1
Security Register #2
Security Register #3
*
7
= MSB
40
ADDRESS
6
41
0
5
42
Data Byte 2
1
4
43
Instruction (42h)
2
3
44
3
Figure 36. Program Security Registers Instruction Sequence
2
45
4
1
46
5
0
47
6
*
7
48
A23-16
7
00h
00h
00h
6
23
49
*
8
5
22
50
Data Byte 3
9
4
21
51
- 61 -
10
24-Bit Address
3
52
2
A15-12
53
0 0 0 1
0 0 1 0
0 0 1 1
3
28
1
54
2
29
0
55
1
30
0
31
Publication Release Date: April 01, 2011
*
7
*
7
32
0 0 0 0
0 0 0 0
0 0 0 0
6
A11-8
6
33
5
Data Byte 256
5
34
Data Byte 1
4
4
35
3
3
36
W25Q32BV
Byte Address
Byte Address
Byte Address
2
2
37
A7-0
1
1
38
0
0
39
Revision F
Mode 3
Mode 0

Related parts for W25Q32BVSSIG