HCPL-800J-500 Avago Technologies US Inc., HCPL-800J-500 Datasheet
HCPL-800J-500
Specifications of HCPL-800J-500
Available stocks
Related parts for HCPL-800J-500
HCPL-800J-500 Summary of contents
Page 1
... Transmitter robustness is further enhanced with inte- grated load detection and over-temperature protection functions. The HCPL-800J is designed to work with various trans- ceiver ICs and significantly simplify the implementation of a powerline modem. Connection Diagram ...
Page 2
Block Diagram - LED Tx LED Tx -in Tx -in Driver Driver CC1 CC1 Control IC Control GND1 GND1 5 5 Status Status Status Status ...
Page 3
... DIMENSIONS IN INCHES (MILLIMETERS). NOTES: 1. INITIAL AND CONTINUED VARIATION IN THE COLOR OF THE HCPL-800J’s WHITE MOLD COMPOUND IS NORMAL AND DOES NOT AFFECT DEVICE PERFORMANCE OR RELIABILITY. 2. FLOATING LEAD PROTRUSION IS 0.006 (0.15) MAX. 3 Packaging Surface Mount Tape & Reel ...
Page 4
Package Characteristics All specifications and figures are at the nominal (typical) operating conditions of V GND2 = 0 V and T = +25°C. A Parameter Control IC - Line IC Momentary Withstand Voltage Resistance (Control IC - Line IC) Capacitance ...
Page 5
... Regulatory Information The HCPL-800J is pending for approval by the following organizations: IEC/EN/DIN EN 60747-5-2 Approved under: IEC 60747-5-2:1997 + A1:2002 EN 60747-5-2:2001 + A1:2002 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01 with VIORM = 891 Vpeak. IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Description Installation classification per DIN VDE 0110/1.89, Table 1 ≤ ...
Page 6
Insulation and Safety Related Specifications Parameter Minimum External Air Gap (Clearance) Minimum External Tracking (Creepage) Minimum Internal Plastic Gap (Internal Clearance) Tracking Resistance (Comparative Tracking Index) Isolation Group Absolute Maximum Ratings Parameter Storage Temperature Ambient Operating Temperature Junction Temperature Supply ...
Page 7
Electrical Specifications Unless otherwise noted, for sinusoidal waveform input and reference resistor R 25° all Minimum/Maximum specifications are at Recommended Operating Conditions. CC1 CC2 General Parameter Symbol V Supply Current I CC1 ...
Page 8
Electrical Specifications (Cont.) Unless otherwise noted, for sinusoidal waveform input and reference resistor R 25° all Minimum/Maximum specifications are at Recommended Operating Conditions. CC1 CC2 Transmitter Parameter Symbol Transmit Enable Threshold V ...
Page 9
Electrical Specifications (Cont.) Unless otherwise noted, for sinusoidal waveform input and reference resistor R 25° all Minimum/Maximum specifications are at Recommended Operating Conditions. CC1 CC2 Receiver Parameter Symbol Input Impedance Z Output ...
Page 10
Typical Performance Plots Unless otherwise noted, all typical plots are at T frequency f = 132 kHz 250µA Tx- -50 ...
Page 11
Typical Performance Plots (Cont.) Unless otherwise noted, all typical plots are 250 µA frequency f = 132 kHz, I Tx-in 1.6 1.6 1.4 1.4 1.2 1 0.8 0.8 0.6 0.6 0.4 0.4 -50 -50 -25 ...
Page 12
Typical Performance Plots (Cont.) Unless otherwise noted, all typical plots are 250 µA frequency f = 132 kHz, I Tx-in -40 -40 -45 -45 HD2 HD2 HD2 HD3 HD3 HD3 -50 -50 -55 -55 -60 -60 -65 ...
Page 13
... Rx-PD-out 4 Rx-Amp-in PULSE GEN Status PULSE ¼ 1 kHz f PULSE GND1 6 Rx-out CC1 CC1 8 GND1 100 nF HCPL-800J GND1 Figure 21. Tx-PD-out enable/ disable time test circuit 13 = 25° sinusoidal waveform input, and signal A CC1 CC2 16 GND2 2.5 Ù 15 Tx-out 1 µ CC2 13 100 nF 100 µF ...
Page 14
... V Tx-en CC1 2 GND1 Tx-in 100 nF 2 kÙ 3 Rx-PD-out 4 Rx-Amp-in 5 Status 6 Rx-out CC1 CC1 8 GND1 100 nF HCPL-800J GND1 Figure 24. Line driver bandwidth test circuit 14 = 25° CC1 CC2 16 GND2 GND2 15 100 nF Tx-out 100 µ CC2 CC2 13 50 Ù Tx-PD-out SPECTRUM 1 µF 1 kÙ ...
Page 15
... CC1 8 100 nF GND1 GND1 Figure 25. Schematic of HCPL - 800J application for FSK modulation scheme Typical application for FSK modulation scheme The HCPL-800J is designed to work with various trans- ceivers and can be used with a variety of modulation methods including ASK, FSK and BPSK. Figure 25 shows a typical application in a powerline modem using Frequency Shift Keying (FSK) modulation scheme ...
Page 16
... C2 less than 100 nF. In this case it is normally used as a compromise to filter out of band harmonics originating from the line driver. This is not required with the HCPL-800J. Although the series coupling impedance is minimized to reduce insertion loss, it has to be sufficiently large to limit the peak current to the desired level in the worst expected powerline load condition ...
Page 17
... Receiver performance can be improved by posi- tioning a suitable filter prior to the Rx-in input (pin 10). To counter the inevitable attenuation on the powerline, the HCPL-800J receiver circuit includes a fixed 20 dB front-end gain stage. If desired, this fixed gain can be reduced to unity gain by inserting an impedance of 33 kΩ ...
Page 18
... Figure 30. Thermal Considerations The high efficiency line driver used in the HCPL-800J ensures minimum internal power dissipation, even for high peak output currents. Despite this, operating the line driver continuously with high output currents at elevated ambient temperatures can cause the peak junction temperature to exceed 125° ...