KIT33887EKEVBE Freescale Semiconductor, KIT33887EKEVBE Datasheet - Page 33
![BOARD EVALUATION FOR MC33887](/photos/37/57/375700/kit33887ekevbe_bd_sml.jpg)
KIT33887EKEVBE
Manufacturer Part Number
KIT33887EKEVBE
Description
BOARD EVALUATION FOR MC33887
Manufacturer
Freescale Semiconductor
Type
Charge Pumpsr
Specifications of KIT33887EKEVBE
Main Purpose
Power Management, H Bridge Driver (Internal FET)
Embedded
No
Utilized Ic / Part
MC33887
Primary Attributes
5A, 5 ~ 28V, PWM to 20kHz, Active Current Limit
Secondary Attributes
Fault Status, Sleep Mode, Proportional Current Mirror Output
Input Voltage
8 V to 20 V
Board Size
50.8 mm x 50.8 mm
Maximum Operating Temperature
+ 85 C
Product
Power Management Modules
Dimensions
50.8 mm x 50.8 mm
Silicon Manufacturer
Freescale
Silicon Core Number
MC33887
Kit Application Type
Power Management - Motor Control
Application Sub Type
DC Brushed Motor
Kit Contents
Board, CD
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
MC33887
ADDITIONAL DOCUMENTATION
THERMAL ADDENDUM (REV 2.0)
Introduction
data sheet. The addendum provides thermal performance information that may
be critical in the design and development of system applications. All electrical,
application, and packaging information is provided in the data sheet.
Packaging and Thermal Considerations
There is a single heat source (P), a single junction temperature (T
resistance (R
package to another in a standardized environment. This methodology is not
meant to and will not predict the performance of a package in an application-
specific environment. Stated values were obtained by measurement and
simulation according to the standards listed below.
Standards
Table 7.
Analog Integrated Circuit Device Data
Freescale Semiconductor
NOTES:
trace near the center lead.
JESD51-5.
pad surface; cold plate attached to the package bottom side,
remaining surfaces insulated
1.Per JEDEC JESD51-2 at natural convection, still air condition.
2.2s2p thermal test board per JEDEC JESD51-5 and JESD51-7.
3.Per JEDEC JESD51-8, with the board temperature on the center
4.Single layer thermal test board per JEDEC JESD51-3 and
5.Thermal resistance between the die junction and the exposed
This thermal addendum is provided as a supplement to the MC33887 technical
The MC33887 is offered in a 20 pin HSOP exposed pad, single die package.
The stated values are solely for a thermal performance comparison of one
Thermal Resistance
Thermal Performance Comparison
R
R
R
R
θJA
θJA
θJB
θJA
θJC
).
(1),(2)
(2),(3)
(1),
(5)
(4)
T
J
=
R
θJA
.
P
[°C/W]
6.0
1.0
20
52
J
), and thermal
Figure 25. Thermal Land Pattern for Direct Thermal
12.2 mm x 6.9 mm Exposed Pad
Attachment According to JESD51-5
16.0 mm x 11.0 mm Body
20 Terminal HSOP-EP
Note For package dimensions, refer to
the 33887 device data sheet.
1.27 mm Pitch
THERMAL ADDENDUM (REV 2.0)
33887DH
ADDITIONAL DOCUMENTATION
20-PIN HSOP-EP
98ASH70273A
DH SUFFIX
HSOP-EP
20-PIN
* All measurements
0.2
are in millimeters
Soldermast
openings
Thermal vias
connected to top
buried plane
1.0
0.2
1.0
33887
33