R0K561622S000BE Renesas Electronics America, R0K561622S000BE Datasheet - Page 259

KIT STARTER FOR H8SX/1622

R0K561622S000BE

Manufacturer Part Number
R0K561622S000BE
Description
KIT STARTER FOR H8SX/1622
Manufacturer
Renesas Electronics America
Series
Renesas Starter Kits (RSK)r
Type
MCUr
Datasheets

Specifications of R0K561622S000BE

Contents
Board, Cables, CD, Debugger, Power Supply
Silicon Manufacturer
Renesas
Features
Coding And Debugging, E10A Emulator, RS232 Serial Connection
Kit Contents
Board
Silicon Family Name
H8SX/1622F
Silicon Core Number
R5F61622N50LGV
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
H8SX/1622
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
8.9.4
Table 8.19 shows the pins used for the address/data multiplexed I/O Interface.
Table 8.19 I/O Pins for Address/Data Multiplexed I/O Interface
Note:
Pin
CSn
AS/AH
RD
LHWR/LUB
LLWR/LLB
D15 to D0
A20 to A0
WAIT
BS
RD/WR
*
I/O Pins Used for Address/Data Multiplexed I/O Interface
The AH output is multiplexed with the AS output. At the timing that an area is specified
as address/data multiplexed I/O, this pin starts to function as the AH output meaning
that this pin cannot be used as the AS output. At this time, when other areas set to the
basic bus interface is accessed, this pin does not function as the AS output. Until an
area is specified as address/data multiplexed I/O, be aware that this pin functions as
the AS output.
When Byte
Control
SRAM is
Specified
CSn
AH*
RD
LHWR
LLWR
D15 to D0
A20 to A0
WAIT
BS
RD/WR
Name
Chip select
Address hold
Read strobe
Low-high write Output
Low-low write Output
Address/data
Address
Wait
Bus cycle start Output
Read/write
I/O
Output
Output
Output
Input/
output
Output
Input
Output
Function
Address output pin
Wait request signal used when the external address
Chip select (n = 3 to 7) when area n is specified as the
address/data multiplexed I/O space
Signal to hold an address when the address/data
multiplexed I/O space is specified
Signal indicating that the address/data multiplexed I/O
space is being read
Strobe signal indicating that the upper byte (D15 to
D8) is valid when the address/data multiplexed I/O
space is written
Strobe signal indicating that the lower byte (D7 to D0)
is valid when the address/data multiplexed I/O space is
written
Address and data multiplexed pins for the
address/data multiplexed I/O space.
Only D7 to D0 are valid when the 8-bit space is
specified. D15 to D0 are valid when the 16-bit space is
specified.
space is accessed
Signal to indicate the bus cycle start
Signal indicating the data bus input or output direction
Rev. 2.00 Sep. 16, 2009 Page 229 of 1036
Section 8 Bus Controller (BSC)
REJ09B0414-0200

Related parts for R0K561622S000BE