R0K561622S000BE Renesas Electronics America, R0K561622S000BE Datasheet - Page 34

• Manufacturer Part Number: R0K561622S000BE
• Description: KIT STARTER FOR H8SX/1622
• Manufacturer: Renesas Electronics America
• Series: Renesas Starter Kits (RSK)r
• Type: MCUr

Specifications of R0K561622S000BE

• Contents: Board, Cables, CD, Debugger, Power Supply
• Silicon Manufacturer: Renesas
• Features: Coding And Debugging, E10A Emulator, RS232 Serial Connection
• Kit Contents: Board
• Silicon Family Name: H8SX/1622F
• Silicon Core Number: R5F61622N50LGV
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: H8SX/1622
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

Section 1 Overview
Classification
DMA
External bus
extension
Rev. 2.00 Sep. 16, 2009 Page 4 of 1036
REJ09B0414-0200
Module/
Function
DMA
controller
(DMAC)
Data
transfer
controller
(DTC)
Bus
controller
(BSC)
Description
•
•
•
•
•
•
•
•
•
•
•
•
Bus formats
•
•
•
Two-channel DMA transfer available
Three activation methods (auto-request, on-chip module
interrupt, external request)
Three transfer modes (normal transfer, repeat transfer, block
transfer)
Dual or single address mode selectable
Extended repeat-area function
Allows DMA transfer over 55 channels (number of DTC
activation sources)
Activated by interrupt sources (chain transfer enabled)
Three transfer modes (normal transfer, repeat transfer, block
transfer)
Short-address mode or full-address mode selectable
16-Mbyte external address space
The external address space can be divided into eight areas,
each of which is independently controllable
 Chip-select signals (CS0 to CS7) can be output
 Access in two or three states can be selected for each area
 Program wait cycles can be inserted
 The period of CS assertion can be extended
 Idle cycles can be inserted
Bus arbitration function (arbitrates bus mastership among the
internal CPU, DMAC and DTC, and external bus masters)
External memory interfaces (for the connection of ROM, burst
ROM, SRAM, and byte control SRAM)
Address/data bus format: Support for both separate and
multiplexed buses (8-bit access or 16-bit access)
Endian conversion function for connecting devices in little-
endian format