E62655RUSB Renesas Electronics America, E62655RUSB Datasheet - Page 777

no-image

E62655RUSB

Manufacturer Part Number
E62655RUSB
Description
EMULATOR BASE H8S/2655R W/USB
Manufacturer
Renesas Electronics America
Type
Microcontrollerr
Datasheet

Specifications of E62655RUSB

Contents
E6000 Emulator Unit and 4 Logic Probes
For Use With/related Products
H8S/2655R
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
21.2.2
SCKCR is an 8-bit readable/writable register that performs clock output control and medium-
speed mode control.
SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bit 7— Clock Output Disable (PSTOP): Controls output.
Bit 7
PSTOP
0
1
Bits 6—Reserved: This bit can be read or written to, but only 0 should be written.
Bits 5 to 3—Reserved: Read-only bits, always read as 0.
Bits 2 to 0—System Clock Select (SCK2 to SCK0): These bits select the clock for the bus
master.
Bit 2
SCK2
0
1
Bit
Initial value
R/W
System Clock Control Register (SCKCR)
Bit 1
SCK1
0
1
0
1
Normal Operating
Mode
Fixed high
output (initial value)
:
:
:
PSTOP
R/W
Bit 0
SCK0
0
1
0
1
0
1
7
0
Description
Bus master in high-speed mode
Medium-speed clock is /2
Medium-speed clock is /4
Medium-speed clock is /8
Medium-speed clock is /16
Medium-speed clock is /32
6
0
Sleep Mode
Fixed high
output
5
0
Description
4
0
Software Standby
Mode
Fixed high
Fixed high
Rev. 5.00 Sep 14, 2006 page 747 of 1060
3
0
Section 21 Power-Down Modes
SCK2
R/W
2
0
Hardware Standby
Mode
High impedance
High impedance
SCK1
R/W
REJ09B0331-0500
1
0
(Initial value)
SCK0
R/W
0
0

Related parts for E62655RUSB