IPR-NIOS Altera, IPR-NIOS Datasheet - Page 17
IPR-NIOS
Manufacturer Part Number
IPR-NIOS
Description
IP NIOS II MEGACORE RENEW
Manufacturer
Altera
Type
MegaCorer
Datasheet
1.IP-NIOS.pdf
(294 pages)
Specifications of IPR-NIOS
License
Renewal License
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 17 of 294
- Download datasheet (3Mb)
Chapter 1: Introduction
Customizing Nios II Processor Designs
Figure 1–1. Example of a Nios II Processor System
Customizing Nios II Processor Designs
December 2010 Altera Corporation
Memory
Memory
SDRAM
Memory
SRAM
Flash
Using the Nios II hardware reference designs included in an Altera development kit,
you can prototype an application running on a board before building a custom
hardware platform.
design available in an Altera Nios II development kit.
If the prototype system adequately meets design requirements using an
Altera-provided reference design, you can copy the reference design and use it as is in
the final hardware platform. Otherwise, you can customize the Nios II processor
system until it meets cost or performance requirements.
In practice, most FPGA designs implement some extra logic in addition to the
processor system. Altera FPGAs provide flexibility to add features and enhance
performance of the Nios II processor system. Conversely, you can eliminate
unnecessary processor features and peripherals to fit the design in a smaller,
lower-cost device.
Because the pins and logic resources in Altera devices are programmable, many
customizations are possible:
■
You can rearrange the pins on the chip to simplify the board design. For example,
you can move address and data pins for external SDRAM memory to any side of
the chip to shorten board traces.
to software debugger
JTAG connection
Debug Module
Tristate bridge to
off-chip memory
Processor Core
On-Chip ROM
Controller
SDRAM
JTAG
Nios II
Figure 1–1
Data
Inst.
shows an example of a Nios II processor reference
General-Purpose I/O
LCD Display Driver
Ethernet Interface
CompactFlash
Interface
Timer1
Timer2
UART
Nios II Processor Reference Handbook
TXD
RXD
LEDs, etc.
MAC/PHY
Ethernet
Compact
Buttons,
Screen
Flash
LCD
1–3
Related parts for IPR-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: