74LVTH16374 FAIRCHILD [Fairchild Semiconductor], 74LVTH16374 Datasheet
74LVTH16374
Available stocks
Related parts for 74LVTH16374
74LVTH16374 Summary of contents
Page 1
... Features Input and output interface capability to systems Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16374), also available without bushold feature (74LVT16374) Live insertion/extraction permitted Power Up/Power Down high impedance provides glitch-free bus loading ...
Page 2
Connection Diagrams Pin Assignment for SSOP and TSSOP Pin Assignment for FBGA (Top Thru View) Functional Description The LVT16374 and LVTH16374 consist of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with ...
Page 3
Logic Diagrams Please note that these diagrams are provided for the understanding of logic operation and should not be used to estimate propagation delays. Byte 1 (0:7) Byte 2 (8:15) 3 www.fairchildsemi.com ...
Page 4
Absolute Maximum Ratings Symbol Parameter V Supply Voltage Input Voltage Output Voltage Input Diode Current Output Diode Current Output Current Supply Current ...
Page 5
... Increase in Power Supply Current CC (Note 8) Note 5: Applies to bushold versions only (74LVTH16374). Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide www.fairchildsemi.com Package Number BGA54A 6 ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS48A 7 www.fairchildsemi.com ...
Page 8
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...