CAT28LV256 CATALYST [Catalyst Semiconductor], CAT28LV256 Datasheet
![no-image](/images/no-image-200.jpg)
CAT28LV256
Available stocks
Related parts for CAT28LV256
CAT28LV256 Summary of contents
Page 1
... Fast Write Cycle Time: – 10ms Max. Commercial, Industrial and Automotive Temperature Ranges DESCRIPTION The CAT28LV256 is a fast, low power, low voltage 2 CMOS Parallel E PROM organized as 32K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle ...
Page 2
PIN CONFIGURATION DIP Package ( ...
Page 3
ABSOLUTE MAXIMUM RATINGS* Temperature Under Bias ................. – +125 C Storage Temperature ....................... – +150 C Voltage on Any Pin with (2) Respect to Ground ........... –2. with Respect to Ground ............... –2.0V ...
Page 4
D.C. OPERATING CHARACTERISTICS V = 3.0V to 3.6V, unless otherwise specified CC Symbol Parameter I V Current (Operating, TTL ( Current (Standby, CMOS) SBC CC I Input Leakage Current LI I Output Leakage Current LO (2) ...
Page 5
Figure 1. A.C. Testing Input/Output Waveform 0.3V INPUT PULSE LEVELS 0.0 V Figure 2. A.C. Testing Load Circuit (example) A.C. CHARACTERISTICS, Write Cycle V = 3.0V to 3.6V, unless otherwise specified CC Symbol Parameter t Write Cycle ...
Page 6
... DEVICE OPERATION Read Data stored in the CAT28LV256 is transferred to the data bus when WE is held high, and both OE and CE are held low. The data bus is set to a high impedance state when either goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment ...
Page 7
... Page Write The page write mode of the CAT28LV256 (essentially an extended BYTE WRITE mode) allows from bytes of data to be programmed within a single E write cycle. This effectively reduces the byte-write time by a factor of 64. Following an initial WRITE operation (WE pulsed low, for t , and then high) the page write mode can begin by ...
Page 8
DATA Polling DATA DATA DATA DATA DATA polling is provided to indicate the completion of write cycle. Once a byte write or page write cycle is initiated, attempting to read the last byte written will output the complement of that ...
Page 9
... Noise pulses of less than the inputs will not result in a write cycle. falls CC SOFTWARE DATA PROTECTION The CAT28LV256 features a software controlled data (see AC charac- protection scheme which, once enabled, requires a data INIT algorithm to be issued to the device before a write can be performed ...
Page 10
... T13: TSOP (8mmx13.4mm) * -40˚C to +125˚C is available upon request Notes: (1) The device used in the above example is a CAT28LV256NI-25T (100,000 Cycle Endurance, PLCC, Industrial temperature, 250 ns Access Time, Tape & Reel). Doc. No. 25040-00 4/01 P-1 To allow the user the ability to program the device with ...