IDTCSP2510C Integrated Device Technology, IDTCSP2510C Datasheet

no-image

IDTCSP2510C

Manufacturer Part Number
IDTCSP2510C
Description
3.3v Phase-lock Loop Clock Driver Zero Delay Buffer
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDTCSP2510CPG
Manufacturer:
IDT
Quantity:
456
Part Number:
IDTCSP2510CPG
Manufacturer:
IDT
Quantity:
4 312
Part Number:
IDTCSP2510CPG
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDTCSP2510CPGG
Manufacturer:
ATHEROS
Quantity:
6 770
Part Number:
IDTCSP2510CPGG
Manufacturer:
IDT
Quantity:
20 000
FEATURES:
• Phase-Lock Loop Clock Distribution for Synchronous DRAM
• Distributes one clock input to one bank of ten outputs
• Output enable bank control
• External feedback (FBIN) pin is used to synchronize the
• No external RC network required for PLL loop stability
• Operates at 3.3V V
• tpd Phase Error at 133MHz: < ±150ps
• Jitter (peak-to-peak) at 133MHz: < ±75ps @ 133MHz
• Spread Spectrum Compatible
• Operating frequency 25MHz to 140MHz
• Available in 24-Pin TSSOP package
APPLICATIONS:
• SDRAM Modules
• PC Motherboards
• Workstations
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
0 º º º º º C TO 85º º º º º C TEMPERATURE RANGE
IDTCSP2510C
3.3V PHASE-LOCK LOOP CLOCK DRIVER
c
Applications
outputs to the clock input signal
1999 Integrated Device Technology, Inc.
FUNCTIONAL BLOCK DIAGRAM
DD
AV
FBIN
CLK
DD
G
24
13
23
11
3.3V PHASE-LOCK LOOP
CLOCK DRIVER
ZERO DELAY BUFFER
PLL
1
DESCRIPTION:
loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency
and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs. The CSP2510C
operates at 3.3V.
Output signal duty cycles are adjusted to 50 percent, independent of the
duty cycle at CLK. The outputs can be enabled or disabled via the control
G input. When the G input is high, the outputs switch in phase and frequency
with CLK; when the G input is low, the outputs are disabled to the logic-low
state.
external RC networks. The loop filter for the PLL is included on-chip,
minimizing component count, board space, and cost.
stabilization time to achieve phase lock of the feedback signal to the
reference signal. This stabilization time is required, following power up and
application of a fixed-frequency, fixed-phase signal at CLK, as well as
following any changes to the PLL reference or feedback signals. The PLL
can be bypassed for the test purposes by strapping AV
device is also available (on special order) in Industrial temperature range
(-40°C to +85°C). See ordering information for details.
The CSP2510C is a high performance, low-skew, low-jitter, phase-lock
One bank of ten outputs provide low-skew, low-jitter copies of CLK.
Unlike many products containing PLLs, the CSP2510C does not require
Because it is based on PLL circuitry, the CSP2510C requires a
The CSP2510C is specified for operation from 0°C to +85°C. This
12
16
17
20
21
15
3
4
5
8
9
Y0
Y1
Y2
Y3
Y4
FBOUT
Y5
Y6
Y7
Y8
Y9
0ºC TO 85ºC TEMPERATURE RANGE
IDTCSP2510C
OCTOBER 2000
DD
to ground.
DSC-5180/2

Related parts for IDTCSP2510C

IDTCSP2510C Summary of contents

Page 1

... The CSP2510C is specified for operation from 0°C to +85°C. This device is also available (on special order) in Industrial temperature range (-40°C to +85°C). See ordering information for details PLL 0ºC TO 85ºC TEMPERATURE RANGE IDTCSP2510C to ground ...

Page 2

... IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER PIN CONFIGURATION AGND GND 7 GND FBOUT 12 TSSOP TOP VIEW RECOMMENDED OPERATING CONDITIONS Symbol Power Supply Voltage Operating Free-Air Temperature A ABSOLUTE MAXIMUM RATINGS Symbol (1) ...

Page 3

... IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER PIN DESCRIPTION Terminal Name No. Type CLK 24 I Clock input. CLK provides the clock signal to be distributed by the CSP2510C clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock ...

Page 4

... IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER DC ELECTRICAL CHARACTERISTICS OVER OPERATING FREE-AIR TEMPERA- (1) TURE RANGE Symbol Description V Input Clamp Voltage IK V Input HIGH Level IH V Input LOW Level IL V HIGH Level Output Voltage OH V LOW Level Output Voltage OL I Input Current I I Supply Current ...

Page 5

... IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER SWITCHING CHARACTERISTICS OVER OPERATING RANGE OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, C Parameter (2) From (Input) t error 100MHz < CLK < 133MHz PHASE (3) t error – jitter CLK = 133MHz PHASE (4) t Any Y (133MHz) SK(o) Jitter (cycle-cycle) CLK = 133MHz (peak-to-peak) Duty cycle reference ...

Page 6

... IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER PARAMETER MEASUREMENT INFORMATION From Output Under Test C =30pF L Y CLK CSP2510C F BOUT F BIN C F PCB TRACE NOTES: 1. All inputs pulses are supplied by generators having the following characteristics includes probe and jig capacitance The outputs are measured one at a time with one transition per measurement. ...

Page 7

... IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER TYPICAL CHARACTERISTICS 200 150 100 -50 -100 -150 -200 Phase Error vs Clock Frequency AV and 25C 50 66 100 Clock Frequency (MHz) Analog Supply Current vs. Clock Frequency AV and 25C ...

Page 8

... IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER TYPICAL CHARACTERISTICS (CONT 100 Output Duty Cycle vs Clock Frequency AV and 25C 50 66 100 Clock Frequency (MHz) Jitter vs Clock Frequency Avcc and Vcc = 3. 25C Peak to Peak Cycle to Cycle ...

Page 9

... IDTCSP2510C 3.3V PHASE-LOCK LOOP CLOCK DRIVER ORDERING INFORMATION IDTCSP XXXXX XX Device Type Package CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 X Process Blank 0°C to +85°C (standard) I -40°C to +85°C (Industrial) PG Thin Shrink Small Outline Package PGG TSSOP - Green 2510C Phase-Lock Loop Clock Driver ...

Related keywords