MC74ACT373 ON Semiconductor, MC74ACT373 Datasheet

no-image

MC74ACT373

Manufacturer Part Number
MC74ACT373
Description
Octal Transparent Latch
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC74ACT373DWR2G
Manufacturer:
ON Semiconductor
Quantity:
500
MC74AC373, MC74ACT373
Octal Transparent Latch
with 3−State Outputs
outputs for bus organized system applications. The flip−flops appear
transparent to the data when Latch Enable (LE) is HIGH. When LE is
LOW, the data that meets the setup time is latched. Data appears on the
bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus
output is in the high impedance state.
Features
© Semiconductor Components Industries, LLC, 2006
November, 2006 − Rev. 8
PIN ASSIGNMENT
PIN
D
LE
OE
O
The MC74AC373/74ACT373 consists of eight latches with 3−state
Eight Latches in a Single Package
3−State Outputs for Bus Interfacing
Outputs Source/Sink 24 mA
′ACT373 Has TTL Compatible Inputs
Pb−Free Packages are Available
0
0
V
OE
20
−D
−O
CC
1
Figure 1. Pinout: 20−Lead Packages Conductors
7
7
O
O
19
2
7
0
OE
LE
D
18
D
3
Figure 2. Logic Symbol
FUNCTION
Data Inputs
Latch Enable Input
Output Enable Input
3−State Latch Outputs
7
0
O
D
0
0
D
O
D
17
D
1
1
4
6
1
O
D
2
2
(Top View)
D
O
O
O
16
5
3
3
6
1
O
D
4
4
O
15
O
D
O
6
5
2
5
5
D
O
6
6
D
14
D
7
D
O
5
2
7
7
D
D
13
8
4
3
O
O
12
9
4
3
GND
LE
11
10
www.DataSheet4U.com
1
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
See general marking information in the device marking
section on page 9 of this data sheet.
1
DEVICE MARKING INFORMATION
ORDERING INFORMATION
1
1
1
http://onsemi.com
Publication Order Number:
DW SUFFIX
CASE 751D
CASE 948E
SOEIAJ−20
DT SUFFIX
SOIC−20W
TSSOP−20
CASE 738
N SUFFIX
M SUFFIX
CASE 967
PDIP−20
MC74AC373/D

Related parts for MC74ACT373

MC74ACT373 Summary of contents

Page 1

... MC74AC373, MC74ACT373 Octal Transparent Latch with 3−State Outputs The MC74AC373/74ACT373 consists of eight latches with 3−state outputs for bus organized system applications. The flip−flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW ...

Page 2

... NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. MC74AC373, MC74ACT373 The MC74AC373/74ACT373 contains eight D−type latches with 3−state standard outputs. When the Latch O n Enable (LE) input is HIGH, data on the D Z latches. In this condition the latches are transparent, i.e latch output will change state each time its D input changes ...

Page 3

... Data Sheets for devices that differ from the typical input rise and fall times from 0 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times. IN MC74AC373, MC74ACT373 Parameter Parameter ′AC ′ACT ...

Page 4

... NOTE: I and I @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5 MC74AC373, MC74ACT373 74AC +25°C A −40°C to +85°C ...

Page 5

... AC OPERATING REQUIREMENTS Symbol Parameter Setup Time, HIGH or LOW Hold Time, HIGH or LOW Pulse Width, HIGH w *Voltage Range 3 3.3 V ±0.3 V. Voltage Range 5 5.0 V ±0.5 V. MC74AC373, MC74ACT373 74AC T = +25° ( Min Typ Max 3.3 1.5 10 13.5 5.0 1 ...

Page 6

... Dynamic OLD Output Current I OHD I Maximum Quiescent CC Supply Current *All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time. MC74AC373, MC74ACT373 74ACT 74ACT +25°C A (V) −40°C to +85°C Typ Guaranteed Limits 4 ...

Page 7

... Setup Time, HIGH or LOW Hold Time, HIGH or LOW Pulse Width, HIGH w *Voltage Range 5 5.0 V ±0.5 V. CAPACITANCE Symbol Parameter C Input Capacitance IN C Power Dissipation Capacitance PD MC74AC373, MC74ACT373 (V) Min 5.0 2.5 5.0 2.0 5.0 2.5 5.0 2.0 5.0 2.0 5.0 2.0 5.0 2.5 5.0 1.5 (For Figures and Waveforms − See AND8277/D at www.onsemi.com) ...

Page 8

... MC74AC373MELG MC74ACT373MEL MC74ACT373MELG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *These packages are inherently Pb−Free. MC74AC373, MC74ACT373 Package PDIP−20 PDIP−20 (Pb−Free) PDIP−20 PDIP−20 (Pb− ...

Page 9

... PDIP− MC74AC373N AWLYYWWG MC74ACT373N AWLYYWWG 1 1 MC74AC373, MC74ACT373 MARKING DIAGRAMS SOIC−20W TSSOP− AC373 373 AWLYYWWG ALYWG ACT ACT373 373 AWLYYWWG ALYWG Assembly Location WL Wafer Lot YY Year WW Work Week Pb− ...

Page 10

... PLANE 0.25 (0.010 20X 0. 18X A1 MC74AC373, MC74ACT373 PACKAGE DIMENSIONS PDIP−20 N SUFFIX PLASTIC DIP PACKAGE CASE 738−03 ISSUE 0.25 (0.010 SOIC−20W DW SUFFIX CASE 751D−05 ...

Page 11

... G D 0.100 (0.004) −T− SEATING PLANE 16X 0.36 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. MC74AC373, MC74ACT373 PACKAGE DIMENSIONS TSSOP−20 DT SUFFIX CASE 948E−02 ISSUE ...

Page 12

... Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: orderlit@onsemi.com MC74AC373, MC74ACT373 PACKAGE DIMENSIONS SOEIAJ−20 M SUFFIX CASE 967−01 ...

Related keywords