MC74HC4040 ONSEMI [ON Semiconductor], MC74HC4040 Datasheet

no-image

MC74HC4040

Manufacturer Part Number
MC74HC4040
Description
12-Stage Binary Ripple Counter
Manufacturer
ONSEMI [ON Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC74HC4040A
Manufacturer:
ON
Quantity:
20 000
Part Number:
MC74HC4040ADR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC74HC4040ADTR2
Manufacturer:
ON/安森美
Quantity:
20 000
Company:
Part Number:
MC74HC4040AG
Quantity:
42
Part Number:
MC74HC4040AN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC74HC4040ANG
Manufacturer:
ON Semiconductor
Quantity:
1 949
Part Number:
MC74HC4040ANG
Manufacturer:
ON Semiconductor
Quantity:
2 350
Part Number:
MC74HC4040N
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
MC74HC4040A
12-Stage Binary Ripple
Counter
High–Performance Silicon–Gate CMOS
MC14040. The device inputs are compatible with standard CMOS
outputs; with pullup resistors, they are compatible with LSTTL
outputs.
each flip–flop feeds the next and the frequency at each output is half of
that of the preceding one. The state counter advances on the
negative–going edge of the Clock input. Reset is asynchronous and
active–high.
of internal ripple delays. Therefore, decoded output signals are subject
to decoding spikes and may have to be gated with the Clock of the
HC4040A for some designs.
May, 2000 – Rev. 3
The MC74C4040A is identical in pinout to the standard CMOS
This device consists of 12 master–slave flip–flops. The output of
State changes of the Q outputs do not occur simultaneously because
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1 A
High Noise Immunity Characteristic of CMOS Devices
In Compliance With JEDEC Standard No. 7A Requirements
Chip Complexity: 398 FETs or 99.5 Equivalent Gates
Semiconductor Components Industries, LLC, 2000
V CC
Q12
16
1
Pinout: 16–Lead Plastic Package
Reset
Clock
Q11
Q6
15
2
10
11
Q10
Q5
LOGIC DIAGRAM
14
3
(Top View)
Q8
Q7
13
4
Q9
Q4
12
5
Pin 16 = V CC
Pin 8 = GND
Reset Clock
Q3
11
6
13
12
14
15
9
7
6
5
3
2
4
1
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
Q9
Q10
Q11
Q12
Q2
10
7
GND
Q1
9
8
1
16
MC74HC4040AN
MC74HC4040AD
MC74HC4040ADR2
MC74HC4040ADT
MC74HC4040ADTR2
16
16
Clock
1
X
1
Device
ORDERING INFORMATION
1
A
WL = Wafer Lot
YY = Year
WW = Work Week
Reset
FUNCTION TABLE
http://onsemi.com
H
L
L
CASE 751B
= Assembly Location
CASE 648
N SUFFIX
D SUFFIX
PDIP–16
SO–16
CASE 948F
DT SUFFIX
TSSOP–16
TSSOP–16
TSSOP–16
Publication Order Number:
Advance to Next State
SOIC–16
SOIC–16
Package
PDIP–16
All Outputs Are Low
Output State
No Charge
MC74HC4040A/D
16
16
MC74HC4040AN
1
1
DIAGRAMS
MARKING
AWLYYWW
AWLYWW
HC4040A
16
1
2500 / Reel
2500 / Reel
2000 / Box
Shipping
48 / Rail
96 / Rail
ALYW
HC40
40A

Related parts for MC74HC4040

MC74HC4040 Summary of contents

Page 1

... Q10 15 Q11 1 Q12 MC74HC4040AN MC74HC4040AD Reset Clock Q1 MC74HC4040ADR2 MC74HC4040ADT MC74HC4040ADTR2 GND 1 http://onsemi.com MARKING DIAGRAMS 16 PDIP–16 MC74HC4040AN N SUFFIX AWLYYWW CASE 648 1 16 SO–16 HC4040A D SUFFIX AWLYWW CASE 751B HC40 TSSOP– ...

Page 2

... Maximum Low–Level Input Voltage V OH Minimum High–Level Output Voltage V OL Maximum Low–Level Output Voltage MC74HC4040A Î Î Î Î Î Î Î Î Value Unit Î Î Î Î Î Î Î Î Î Î Î Î Î ...

Page 3

... 3 [61.5 + 34.4 (n–1 Power Dissipation Capacitance (Per Package)* * Used to determine the no–load dynamic power consumption For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D). MC74HC4040A Condition ...

Page 4

... Active–high reset. A high level applied to this input asynchronously resets the counter to its zero state, thus forcing all Q outputs low 90% Clock 50% 10 1/f MAX t PHL t PLH 90% Q1 50% 10% t TLH t THL Figure 1. MC74HC4040A – 2.0 30 3.0 20 4.5 5 6.0 4 2.0 70 3.0 40 4 ...

Page 5

... SWITCHING WAVEFORMS Qn 50% t PLH t PHL Qn+1 50% Figure Clock Reset Q4 = Pin Pin Pin 2 MC74HC4040A (continued DEVICE GND UNDER TEST *Includes all probe and jig capacitance Figure 4. Test Circuit ...

Page 6

... Vac power line through a step down transformer is applied to the input of the MC54/74HC14A, Schmitt-trigger inverter. The HC14A squares–up the input V CC 100 – 30 110 Vac Volts MC74HC4040A 128 256 Figure 6. Timing Diagram APPLICATIONS INFORMATION waveform and feeds the HC4040A ...

Page 7

... M –A– –B– –T– SEATING PLANE 0.25 (0.010 MC74HC4040A PACKAGE DIMENSIONS PDIP–16 N SUFFIX CASE 648–08 ISSUE R L SEATING –T– PLANE SOIC–16 D SUFFIX CASE 751B–05 ISSUE ...

Page 8

... MAX MIN MAX A 4.90 5.10 0.193 0.200 B 4.30 4.50 0.169 0.177 C ––– 1.20 ––– 0.047 D 0.05 0.15 0.002 0.006 F 0.50 0.75 0.020 0.030 G 0.65 BSC 0.026 BSC H 0.18 0.28 0.007 0.011 J 0.09 0.20 0.004 0.008 J1 0.09 0.16 0.004 0.006 –W– K 0.19 0.30 0.007 0.012 K1 0.19 0.25 0.007 0.010 L 6.40 BSC 0.252 BSC MC74HC4040A/D ...

Related keywords