PIC18F97J60-I/PF Microchip Technology, PIC18F97J60-I/PF Datasheet - Page 4

• Manufacturer Part Number: PIC18F97J60-I/PF
• Description: IC PIC MCU FLASH 65KX16 100TQFP
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F97J60-I/PF

• Program Memory Type: FLASH
• Program Memory Size: 128KB (64K x 16)
• Package / Case: 100-TQFP, 100-VQFP
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 41.667MHz
• Connectivity: EBI/EMI, Ethernet, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 70
• Ram Size: 3808 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 3808 B
• Interface Type: Display Driver/Ethernet/EUSART/I2C/MSSP/SPI
• Maximum Clock Frequency: 41.667 MHz
• Number Of Programmable I/os: 70
• Number Of Timers: 5
• Operating Supply Voltage: 2.35 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, DV164136, DM183033
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 16-ch x 10-bit
• Package: 100TQFP
• Device Core: PIC
• Family Name: PIC18
• Maximum Speed: 41.667 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AC162064 - HEADER INTFC MPLABICD2 64/80/100DM163024 - BOARD DEMO PICDEM.NET 2
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC18F97J60 FAMILY
7. Module: Ethernet (TX)
DS80292D-page 4
When configured for half duplex and a transmit
operation encounters unusual collision timing,
there is a small chance that the Ethernet transmit
engine will internally deadlock. The PHY will stop
transmitting the packet and normal RX operations
will
(ECON1<3>) will stay set indefinitely. The TXIF
(EIR<3>) and TXERIF (EIR<1>) bits will not
become set.
This deadlock condition applies only to half-duplex
operation and is most readily observable when the
network has a duplex mismatch (i.e., PIC18F97J60
family device is configured for half duplex and the
remote node is configured for full duplex). In most
cases, high network utilization is needed to observe
the issue.
Work around
To prevent most transmit deadlock conditions,
issue a TX Logic Reset prior to transmitting each
packet:
1. Set TXRST (ECON1<7>)
2. Clear TXRST
3. Wait 1.6 μs or longer
4. Set TXRTS to start the transmission.
Issuing a TX Logic Reset may cause the Ethernet
transmit error interrupt to occur and the associated
TXERIF bit to become set, which can be ignored.
To detect and recover from any possible deadlock
conditions, applications should implement a timer to
poll the TXRTS bit. If the Ethernet hardware enters
the deadlock state and fails to clear this bit by the
time the timer expires, software should manually
clear the TXRTS bit, issue a TX Logic Reset and
then set the TXRTS bit to retry transmission. The
timer should be cleared and restarted whenever the
application sets TXRTS. The timer expiration time
should be chosen to allow adequate time for
ordinary packets to finish transmitting, after
accounting for possible delays due to the medium
being occupied by other nodes. For example, a
time-out value of 3 ms is suitable since it will allow a
maximum length 1518-byte packet to be transmit-
ted at 10Base-T speeds while giving reasonable
margin to account for potential collisions.
Date Codes that pertain to this issue:
All engineering and production devices.
continue.
However,
the
TXRTS
bit
8. Module: Ethernet (DMA)
9. Module: I/O (PORTJ)
When the DMA is configured to compute an IP
checksum, there is a small chance that an incom-
ing packet receive event will cause the DMA to
internally deadlock. In these cases, the DMAST bit
(ECON1<5>) stays set indefinitely, and the DMA
done interrupt never occurs.
Work around
Perform checksum calculations in software. Use
the DMA only for copy operations.
Date Codes that pertain to this issue:
All engineering and production devices.
The weak internal pull-up resistors on pins RJ4
and RJ5 cannot be enabled on the PIC18F86J60,
PIC18F86J65 and PIC18F87J60 devices. Setting
the RJPU bit (PORTA<7>) has no effect on the I/O
pin state.
Work around
Install external pull-up resistors on RJ4 and RJ5.
Alternatively, use any of the PORTB, PORTD or
PORTE pins which all have weak internal pull ups.
Date Codes that pertain to this issue:
All engineering and production devices.
Note:
This issue is only applicable to the
80-pin device.
© 2008 Microchip Technology Inc.