PIC18F2620-I/SP Microchip Technology, PIC18F2620-I/SP Datasheet - Page 5
![IC MCU FLASH 32KX16 28-DIP](/photos/6/59/65908/150-28-dip_sml.jpg)
PIC18F2620-I/SP
Manufacturer Part Number
PIC18F2620-I/SP
Description
IC MCU FLASH 32KX16 28-DIP
Manufacturer
Microchip Technology
Series
PIC® 18Fr
Datasheets
1.PIC16F616T-ISL.pdf
(8 pages)
2.PIC18F2221-ISO.pdf
(46 pages)
3.PIC18F2525-ISO.pdf
(412 pages)
4.PIC18F2525-ISO.pdf
(18 pages)
5.PIC18F2525-ISO.pdf
(18 pages)
6.PIC18F2525-ISO.pdf
(6 pages)
7.PIC18F2525-ISO.pdf
(6 pages)
8.PIC18LF4620-IP.pdf
(390 pages)
Specifications of PIC18F2620-I/SP
Program Memory Type
FLASH
Program Memory Size
64KB (32K x 16)
Package / Case
28-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
25
Eeprom Size
1K x 8
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
3986 B
Interface Type
SPI/I2C/EUSART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
25
Number Of Timers
4
Operating Supply Voltage
4.2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
10-ch x 10-bit
Package
28SPDIP
Device Core
PIC
Family Name
PIC18
Maximum Speed
40 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
I3DB18F4620 - BOARD DAUGHTER ICEPIC3DVA18XP280 - DEVICE ADAPTER 18F2220 PDIP 28LD
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC18F2620-I/SP
Manufacturer:
MICROCHIP
Quantity:
560
For PIC18F2685/4685 devices, the code memory
space extends from 0000h to 017FFFh (96 Kbytes) in
five 16-Kbyte blocks. For PIC18F2682/4682 devices,
the code memory space extends from 0000h to
0013FFFh (80 Kbytes) in four 16-Kbyte blocks.
Addresses, 0000h through 0FFFh, however, define a
“Boot Block” region that is treated separately from
Block 0. All of these blocks define code protection
boundaries within the code memory space.
The size of the Boot Block in PIC18F2685/4685 and
PIC18F2682/4682 devices can be configured as 1, 2 or
4K words (see
FIGURE 2-4:
2010 Microchip Technology Inc.
Note:
3FFFFFh
01FFFFh
000000h
200000h
*
Sizes of memory areas are not to scale.
Boot Block size is determined by the BBSIZ<1:2> bits in the CONFIG4L register.
Unimplemented
Code Memory
Configuration
Read as ‘0’
and ID
Figure
Space
MEMORY MAP AND THE CODE MEMORY SPACE
FOR PIC18F2685/4685 AND PIC18F2682/4682 DEVICES
2-4). This is done through the
Block 0
11/10
Block*
Boot
(PIC18F2685/4685)
Unimplemented
Reads all ‘0’s
PIC18F2XXX/4XXX FAMILY
96 Kbytes
Block 0
Block 1
Block 2
Block 3
Block 4
Block 5
Block*
Boot
01
MEMORY SIZE/DEVICE
Block 0
Block*
Boot
BBSIZ1:BBSIZ2
00
BBSIZ<2:1>
CONFIG4L. It is important to note that increasing the
size of the Boot Block decreases the size of Block 0.
TABLE 2-3:
PIC18F2682
PIC18F4682
PIC18F2685
PIC18F4685
Device
Block 0
11/10
Block*
Boot
bits
(PIC18F2682/4682)
Unimplemented
IMPLEMENTATION OF CODE
MEMORY
Reads all ‘0’s
in
Block 0
Block 1
Block 2
Block 3
Block 4
80 Kbytes
Block*
Boot
01
Code Memory Size (Bytes)
the
000000h-013FFFh (80K)
000000h-017FFFh (96K)
Configuration
Block 0
Block*
Boot
00
DS39622L-page 5
000000h
0007FFh
000800h
000FFFh
001000h
001FFFh
002000h
003FFFh
004000h
007FFFh
008000h
00BFFFh
00C000h
00FFFFh
010000h
013FFFh
014000h
017FFFh
01FFFFh
Address
Range
register,