MC68HC11D0CFNE2 Freescale Semiconductor, MC68HC11D0CFNE2 Datasheet - Page 79

• Manufacturer Part Number: MC68HC11D0CFNE2
• Description: MCU 8-BIT 192 RAM 2MHZ 44-PLCC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC11D0CFNE2

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 2MHz
• Connectivity: SCI, SPI
• Peripherals: POR, WDT
• Number Of I /o: 26
• Program Memory Type: ROMless
• Ram Size: 192 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-PLCC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

8.1 Functional Description
TECHNICAL DATA
The serial peripheral interface (SPI), an independent serial communications sub-
system, allows the MCU to communicate synchronously with peripheral devices, such
as transistor-transistor logic (TTL) shift registers, liquid crystal diode (LCD) display
drivers, analog-to-digital converter subsystems, and other microprocessors. The SPI
is also capable of inter-processor communication in a multiple master system. The SPI
system can be configured as either a master or a slave device with data rates as high
as one half of the E-clock rate when configured as master, and as fast as the E-clock
rate when configured as slave.
The central element in the SPI system is the block containing the shift register and the
read data buffer. The system is single buffered in the transmit direction and double
buffered in the receive direction. This means that new data for transmission cannot be
written to the shifter until the previous transfer is complete; however, received data is
transferred into a parallel read data buffer so the shifter is free to accept a second se-
rial character. As long as the first character is read out of the read data buffer before
the next serial character is ready to be transferred, no overrun condition occurs. A sin-
gle MCU register address is used for reading data from the read data buffer, and for
writing data to the shifter.
The SPI status block represents the SPI status functions (transfer complete, write col-
lision, and mode fault) performed by the serial peripheral status register (SPSR). The
SPI control block represents those functions that control the SPI system through the
serial peripheral control register (SPCR).
Refer to Figure 8-1, which shows the SPI block diagram.
SERIAL PERIPHERAL INTERFACE
Freescale Semiconductor, Inc.
For More Information On This Product,
SERIAL PERIPHERAL INTERFACE
Go to: www.freescale.com
SECTION 8
8-1