HD64F3687FP Renesas Electronics America, HD64F3687FP Datasheet - Page 199

IC H8 MCU FLASH 56K 64-LQFP

HD64F3687FP

Manufacturer Part Number
HD64F3687FP
Description
IC H8 MCU FLASH 56K 64-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheet

Specifications of HD64F3687FP

Core Processor
H8/300H
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, SCI
Peripherals
PWM, WDT
Number Of I /o
45
Program Memory Size
56KB (56K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3687FP
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3687FP
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3687FPI
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3687FPIV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3687FPV
Manufacturer:
Renesas
Quantity:
1 500
Part Number:
HD64F3687FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3687FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
OS3 and OS2 select the output level for compare match B. OS1 and OS0 select the output level
for compare match A. The two output levels can be controlled independently. After a reset, the
timer output is 0 until the first compare match.
12.3.5
TCRV1 selects the edge at the TRGV pin, enables TRGV input, and selects the clock input to
TCNTV.
Bit
7 to 5
4
3
2
1
0
Bit Name
TVEG1
TVEG0
TRGE
ICKS0
Timer Control Register V1 (TCRV1)
Initial
Value
All 1
0
0
0
1
0
R/W
R/W
R/W
R/W
R/W
Description
Reserved
These bits are always read as 1.
TRGV Input Edge Select
These bits select the TRGV input edge.
00: TRGV trigger input is prohibited
01: Rising edge is selected
10: Falling edge is selected
11: Rising and falling edges are both selected
TCNT starts counting up by the input of the edge which is
selected by TVEG1 and TVEG0.
0: Disables starting counting-up TCNTV by the input of
1: Enables starting counting-up TCNTV by the input of
Reserved
This bit is always read as 1.
Internal Clock Select 0
This bit selects clock signals to input to TCNTV in
combination with CKS2 to CKS0 in TCRV0.
Refer to table 12.2.
the TRGV pin and halting counting-up TCNTV when
TCNTV is cleared by a compare match.
the TRGV pin and halting counting-up TCNTV when
TCNTV is cleared by a compare match.
Rev.5.00 Nov. 02, 2005 Page 165 of 500
Section 12 Timer V
REJ09B0027-0500

Related parts for HD64F3687FP