ATMEGA6450-16AI Atmel, ATMEGA6450-16AI Datasheet - Page 35

• Manufacturer Part Number: ATMEGA6450-16AI
• Description: IC AVR MCU FLASH 64K 5V 100TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA6450-16AI

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: SPI, UART/USART, USI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 68
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TQFP, 100-VQFP
• For Use With: ATSTK600-TQFP100 - STK600 SOCKET/ADAPTER 100-TQFPATSTK504 - STARTER KIT AVR EXP MOD 100P LCD
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

9. Power Management and Sleep Modes
9.1
Table 9-1.
Note:
9.2
2570M–AVR–04/11
Sleep Mode
Idle
ADC Noise
Reduction
Power-down
Power-save
Standby
Sleep Modes
1. Only recommended with external crystal or resonator selected as clock source.
2. If Timer/Counter2 is running in asynchronous mode.
3. For INT0, only level interrupt.
Idle Mode
(1)
Active Clock Domains and Wake-up Sources in the Different Sleep Modes.
Active Clock Domains
Sleep modes enable the application to shut down unused modules in the MCU, thereby saving
power. The AVR provides various sleep modes allowing the user to tailor the power consump-
tion to the application’s requirements.
F i g u r e 8 - 1 o n p a g e 2 6
ATmega325/3250/645/6450, and their distribution. The figure is helpful in selecting an appropri-
ate sleep mode.
sources.
To enter any of the five sleep modes, the SE bit in SMCR must be written to logic one and a
SLEEP instruction must be executed. The SM2, SM1, and SM0 bits in the SMCR Register select
which sleep mode (Idle, ADC Noise Reduction, Power-down, Power-save, or Standby) will be
activated by the SLEEP instruction. See
If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU
is then halted for four cycles in addition to the start-up time, executes the interrupt routine, and
resumes execution from the instruction following SLEEP. The contents of the Register File and
SRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode,
the MCU wakes up and executes from the Reset Vector.
When the SM2..0 bits are written to 000, the SLEEP instruction makes the MCU enter Idle
mode, stopping the CPU but allowing the SPI, USART, Analog Comparator, ADC, USI,
Timer/Counters, Watchdog, and the interrupt system to continue operating. This sleep mode
basically halts clk
Idle mode enables the MCU to wake up from external triggered interrupts as well as internal
ones like the Timer Overflow and USART Transmit Complete interrupts. If wake-up from the
X
X
X
CPU
Table 9-1 on page 35
X
X
X
and clk
FLASH
X
X
X
Oscillators
p r e s e n t s t h e d i f f e r e n t c l o c k s y s t e m s i n t h e A t m e l
, while allowing the other clocks to run.
X
X
X
Table 9-2 on page 39
(2)
(2)
(2)
shows the different sleep modes and their wake up
ATmega325/3250/645/6450
X
X
X
X
X
(3)
(3)
(3)
(3)
X
X
X
X
X
Wake-up Sources
for a summary.
X
X
X
(2)
X
X
X
X
X
35