SAK-XC164CS-16F40F BB Infineon Technologies, SAK-XC164CS-16F40F BB Datasheet - Page 73

• Manufacturer Part Number: SAK-XC164CS-16F40F BB
• Description: IC MCU 16BIT 128KB TQFP-100-16
• Manufacturer: Infineon Technologies
• Series: XC16xr

Specifications of SAK-XC164CS-16F40F BB

• Core Processor: C166SV2
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: CAN, EBI/EMI, SPI, UART/USART
• Peripherals: PWM, WDT
• Number Of I /o: 79
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.35 V ~ 2.7 V
• Data Converters: A/D 14x8/10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 100-LFQFP
• Data Bus Width: 16 bit
• Data Ram Size: 8 KB
• Interface Type: ASC, CAN, SSC
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 79
• Number Of Timers: 5
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 14 Channel
• Packages: PG-TQFP-100
• Max Clock Frequency: 40.0 MHz
• Sram (incl. Cache): 8.0 KByte
• Can Nodes: 2
• A / D Input Lines (incl. Fadc): 14
• Program Memory: 128.0 KByte
• For Use With: B158-H8962-X-X-7600IN - KIT EASY XC164CSMCBX167-NET - BOARD EVAL INFINEON CAN/ETHRNTMCBXC167-BASIC - BOARD EVAL BASIC INFINEON XC16X
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: KX164CS16F40FBBNT; KX164CS16F40FBBXT; SAKXC164CS16F40FBBT; SP000083674; SP000224560

Table 22
Parameter
Output valid delay for:
RD, WR(L/H)
Output valid delay for:
BHE, ALE
Output valid delay for:
A23 … A16, A15 … A0 (on PORT1)
Output valid delay for:
A15 … A0 (on PORT0)
Output valid delay for:
CS
Output valid delay for:
D15 … D0 (write data, MUX-mode)
Output valid delay for:
D15 … D0 (write data, DEMUX-mode)
Output hold time for:
RD, WR(L/H)
Output hold time for:
BHE, ALE
Output hold time for:
A23 … A16, A15 … A0 (on PORT0)
Output hold time for:
CS
Output hold time for:
D15 … D0 (write data)
Input setup time for:
D15 … D0 (read data)
Input hold time
D15 … D0 (read data)
1) Read data are latched with the same (internal) clock edge that triggers the address change and the rising edge
Note: The shaded parameters have been verified by characterization.
Data Sheet
of RD. Therefore address changes before the end of RD have no impact on (demultiplexed) read cycles. Read
data can be removed after the rising edge of RD.
They are not subject to production test.
External Bus Cycle Timing (Operating Conditions apply)
1)
71
Symbol
tc
tc
tc
tc
tc
tc
tc
tc
tc
tc
tc
tc
tc
tc
10
11
12
13
14
15
16
20
21
23
24
25
30
31
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
SR
SR
Min.
1
-1
1
3
1
3
3
-3
0
1
-3
1
24
-5
Limit Values
Electrical Parameters
Max.
13
7
16
16
14
17
17
3
8
13
3
13
–
–
Derivatives
V2.3, 2006-08
XC164CS
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns