P5DF072EHN/T0PD409 NXP Semiconductors, P5DF072EHN/T0PD409 Datasheet

no-image

P5DF072EHN/T0PD409

Manufacturer Part Number
P5DF072EHN/T0PD409
Description
IC SAM MIFARE SAM AV1 32HVQFN
Manufacturer
NXP Semiconductors

Specifications of P5DF072EHN/T0PD409

Rf Type
Read / Write
Frequency
1MHz ~ 10MHz
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
935285704151
1. General description
2. Features and benefits
2.1 Cryptography
2.2 Communication
2.3 Delivery types
NXP Semiconductors have developed the MIFARE SAM AV1 (Secure Application
Module) for use with readers and terminals that have a smartcard slot for contact
smartcards supporting ISO/IEC 7816 class A, class B and class C. The transport protocol
complies with ISO/IEC 7816-3 (T=1 protocol). Instructions are coded according to
ISO/IEC 7816-4.
Secured communication
When used in combination with a reader IC supporting innovative "X" features, MIFARE
SAM AV1 provides a significant boost in performance to the reader along with faster
communication between reader and module. The "X" feature is a new way to use the SAM
in a system with SAM connected to the microcontroller and the reader IC simultaneously.
The connection between the SAM and the reader is performed using security protocols
based on symmetric cryptography (TDEA and AES).
P5DF072EV2/T0PD4090
MIFARE SAM AV1
Rev. 3.1 — 14 June 2010
189731
Supports MIFARE Crypto1, TDEA (Triple DES encryption algorithm) and AES
cryptography
Supports MIFARE 1K, MIFARE 4K, MIFARE DESFire, MIFARE DESFire EV1
Secure storage of keys (key usage counters)
128 key entries for symmetric cryptography
Key diversification
Up to four logical channels; simultaneous multiple card support
Secure host ↔ SAM and back end ↔ SAM communication with symmetric
cryptography 3 pass authentication for confidentiality and integrity
Supports high speed baud rates up to 1.5 Mbit/s
Supports ISO 7816 baud rates
True Random Number Generator (TRNG)
Available in wafer, PCM 1.1 module, or HVQFN package
Product short data sheet
PUBLIC

Related parts for P5DF072EHN/T0PD409

P5DF072EHN/T0PD409 Summary of contents

Page 1

... Rev. 3.1 — 14 June 2010 189731 1. General description NXP Semiconductors have developed the MIFARE SAM AV1 (Secure Application Module) for use with readers and terminals that have a smartcard slot for contact smartcards supporting ISO/IEC 7816 class A, class B and class C. The transport protocol complies with ISO/IEC 7816-3 (T=1 protocol) ...

Page 2

... Employee cards Internet cafés Loyalty 4. Quick reference data Table 1. Symbol Ordering information Table 2. Ordering information Type number P5DF072EW1/T0PD4090 P5DF072EV2/T0PD4090 P5DF072EHN/T0PD4090 P5DF072EV2/T0PD4090_SDS_31 Product short data sheet PUBLIC P5DF072EV2/T0PD4090 Quick reference data Parameter Conditions supply voltage Class range Class range Package Name Description 8 inch wafer (sawn ...

Page 3

... NXP Semiconductors 6. Block diagram C7 IO1 I/O ISO 7816 C3 CLOCK CLOCK CLK_N FILTER GENERATION C2 SECURITY SENSORS RST_N RESET GENERATION VOLTAGE REGULATOR Fig 1. Block diagram 7. Functional description 7.1 Contact interface The pad assignment and the electrical characteristics are fully compliant with ISO/IEC 7816 (part 2 and part 3). The MIFARE SAM AV1 operates with class A, class B and class C interface devices ...

Page 4

... NXP Semiconductors 7.4 Cryptography and key handling 7.4.1 DES and 3DES cryptography Both DES and 3DES keys consisting of 112 bits are stored in strings of 16 bytes; 3DES keys consisting of 168 bits are stored in strings of 24 bytes. 7.4.2 AES cryptography AES keys are stored in strings of 16 bytes or 24 bytes depending on whether AES 128-bit key or an AES 192-bit key ...

Page 5

... NXP Semiconductors 7.4.3 MIFARE cryptography MIFARE keys are stored in the same space as AES and 3DES keys using the following scheme: • MIFARE standard key A in byte 0 to byte 5 of the 16 byte field • Key number (KeyNo) of the MIFARE standard key diversification key for MIFARE key A in byte 6 of the 16 byte field • ...

Page 6

... NXP Semiconductors 7.4.7 Key usage counters In order to count and limit the number of authentications a key entry can be used for, MIFARE SAM AV1 stores a table of 16 key usage counter entries, 00h to 0Fh, which are automatically incremented each time a defined key entry is used for authentication. ...

Page 7

... NXP Semiconductors SAM_ChangeKeyPICC This command generates the cryptogram that has to be sent to the PICC in order to change any key stored in the PICC. Both the current and the new key need to be stored in the KST to execute this command. This means a new PICC key needs to be loaded into the SAM prior to issuing this command ...

Page 8

... NXP Semiconductors SAM_LoadInitVector The command SAM_LoadInitVector is used to load an init vector for the next cryptographic operation into the MIFARE SAM AV1. The loaded init vector will be applied in the next cryptographic operation independent from the ‘Keep IV’ setting of the key entry except for the authentication commands where the init vector is reset to zero ...

Page 9

... NXP Semiconductors Such an authentication proves that both the SAM and the host contain the same secret, namely a DES, 3DES or AES key, and generates a session key for further cryptographic operations. 7.5.4 SAM data processing commands SAM_Verify_MAC The SAM_Verify_MAC command verifies the MAC which was sent by the DESFire PICC or any other system based on the given MACed plain text data and the currently valid cryptographic key ...

Page 10

... NXP Semiconductors 7.5.7 MFRC52X control commands RC_ReadRegister Read the content of one or more register(s) of the connected reader chip. The command allows the reading of 255 registers with one command register address is listed more than once in the data field, the content of this register will be re-read every time ...

Page 11

... NXP Semiconductors 7.5.8 ISO14443-3 type A card activation commands ISO14443-3_Request_Wakeup Issue a request or wake-up command. ISO14443-3_Anticollision_Select Perform bit-wise anticollision and select. The anticollision and the following select are performed according to the select code in the data field. The selection can be carried out for a variable amount of cascade levels. The select codes have to be listed in the data field subsequently ...

Page 12

... NXP Semiconductors 7.5.9 MIFARE commands MF_Authenticate Performs an authentication with a MIFARE card. The MIFARE key has to be stored in the SAM and is referenced by a parameter in the command data field. The key can be diversified if necessary. MF_Read Read one or several blocks of a MIFARE card and return the data. If more than one block is read, the SAM accesses the blocks in the same order as addresses listed in the command data field ...

Page 13

... NXP Semiconductors MF_Restore Copy one or several value blocks on a MIFARE card. If more than one block is copied, the SAM accesses the blocks in the same order as addresses listed in the command data field. The order of the status code is the same as the order of addresses in the data field. ...

Page 14

... NXP Semiconductors ISO14443-4_Exchange Exchange bytes according to ISO/IEC 14443-4 T=CL protocol. ISO14443-4_PresenceCheck Check if an activated card is still in the field. ISO14443-4_Deselect Deselect an activated card. The CID is freed by this command. If the deselect fails, the CID will not be freed and cannot be used for activating another card. This behavior might be overridden by setting a flag in the P1 byte ...

Page 15

... NXP Semiconductors 8. Limiting values Table 3. In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS (ground = 0 V). Symbol ESD P /pack total power dissipation per tot [1] Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “ ...

Page 16

... NXP Semiconductors Table 4. Acronym DF_AID DF_KeyNo DFKeyNo Div DRI DSI EEPROM ekNo(x) ek(x) FIFO FIPS FSC FSCI FSD FSDI FWI INS ISO IV KeyCompMeth KeyNo KeyNoCEK KeyNoCKUC KeyNoM KeyV KeyVCEK KeyVCKUC KeyVM KST KUC LFI LoadReg LRC LSB MAC MAD MSB PCD ...

Page 17

... NXP Semiconductors Table 4. Acronym RATS RefNoKUC RegAddress RegContent REQA RFU RndA RndA’ RndB RndB’ SAK SAM SEL SET SN StoreReg SW UID WUPA XOR 10. References [1] Data sheet — P5DF072EV2/T0PD4090 MIFARE SAM AV1, BU-ID document number: 1297** [2] Data sheet — MF3ICD81 MIFARE DESFire functional specification, BU-ID ...

Page 18

... NXP Semiconductors 11. Revision history Table 5. Revision history Document ID P5DF072EV2/T0PD4090_SDS_31 Modifications: 189730 P5DF072EV2/T0PD4090_SDS_31 Product short data sheet PUBLIC P5DF072EV2/T0PD4090 Release date Data sheet status 20100614 Product short data sheet - • Minor text and standardization modifications 20100415 Product short data sheet - All information provided in this document is subject to legal disclaimers. ...

Page 19

... In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or ...

Page 20

... NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ ...

Page 21

... NXP Semiconductors 14. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 2.1 Cryptography . . . . . . . . . . . . . . . . . . . . . . . . . . 1 2.2 Communication 2.3 Delivery types . . . . . . . . . . . . . . . . . . . . . . . . . . 1 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 4 Quick reference data . . . . . . . . . . . . . . . . . . . . . 2 5 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 6 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3 7 Functional description . . . . . . . . . . . . . . . . . . . 3 7.1 Contact interface 7.2 External clock frequency and bit rates . . . . . . . 3 7 ...

Page 22

... NXP Semiconductors 8 Limiting values Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 15 10 References . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 11 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 18 12 Legal information 12.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 19 12.2 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 12.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 12.4 Licenses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 12.5 Trademarks Contact information Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 P5DF072EV2/T0PD4090 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. ...

Related keywords