AT88SC0808CRF-MR1 Atmel, AT88SC0808CRF-MR1 Datasheet - Page 4

• Manufacturer Part Number: AT88SC0808CRF-MR1
• Description: IC EEPROM 8KBIT 13MHZ M5R
• Manufacturer: Atmel
• Series: CryptoMemory®, CryptoRF®r

Specifications of AT88SC0808CRF-MR1

• Rf Type: Read / Write
• Frequency: 13.56MHz
• Features: ISO14443-B
• Package / Case: M5 R, Smart Card Module
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

2.
2.1.
2.2.
2.3.
4
Communications
All personalization and communication with this device is performed through the RF interface. The IC includes an
integrated tuning capacitor, enabling it to operate with only the addition of a single external coil antenna.
The RF communications interface is fully compliant with the electrical signaling and RF power specifications in ISO/IEC
14443-2:2001 for Type B only. Anticollision operation and frame formatting are compliant with ISO/IEC 14443-3:2001
for Type B only.
ISO/IEC 14443 nomenclature is used in this specification where applicable. The following abbreviations are utilized
throughout this document. Additional terms are defined in the section in which they are used.
• PCD – Proximity Coupling Device: the reader/writer and antenna
• PICC – Proximity Integrated Circuit Card: the tag/card containing the IC and antenna
• RFU – Reserved for Future Use: any feature, memory location, or bit that is held as reserved for future use
• $ xx – Hexadecimal Number: denotes a hex number “xx” (Most Significant Bit on left)
Anticollision Protocol
When the PICC enters the 13.56 MHz RF field of the host reader (PCD), it performs a power on reset (POR) function
and waits silently for a valid Type B polling command. The CryptoRF PICC processes the antitearing registers as part
of the POR process.
The PCD initiates the anticollision process by issuing an REQB or WUPB command. The WUPB command activates
any card (PICC) in the field with a matching AFI code. The REQB command performs the same function but does not
affect a PICC in the Halt state. The CryptoRF command set is available only after the anticollision process has been
completed.
CRC Error Detection
A two-byte CRC_B is required in each frame transmitted by the PICC or PCD to permit transmission error detection.
The CRC_B is calculated on all of the command and data bytes in the frame. The SOF, EOF, start bits, stop bits, and
EGT are not included in the CRC_B calculation. The two-byte CRC_B follows the data bytes in the frame.
Figure 2.
Type A Tolerance
The RF Interface is designed for use in multiprotocol applications. It will not latch or lock up if exposed to Type A
signals and will not respond to them. The PICC may reset in the presence of Type A field modulation but is not
damaged by exposure to Type A signals.
AT88SC0808CRF
SOF
Location of the Two CRC_B Bytes within a Frame
K data bytes
CRC1
CRC2
EOF
5027DS–CRRF–03/09