LAN8700C-AEZG-TR SMSC, LAN8700C-AEZG-TR Datasheet - Page 78

Ethernet ICs Hi Perform Ethernet PHY

LAN8700C-AEZG-TR

Manufacturer Part Number
LAN8700C-AEZG-TR
Description
Ethernet ICs Hi Perform Ethernet PHY
Manufacturer
SMSC
Type
Single Chipr
Datasheet

Specifications of LAN8700C-AEZG-TR

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Transceivers
Number Of Transceivers
1
Standard Supported
IEEE 802.3ab
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Supply Current (max)
39 mA, 81.6 mA
Maximum Operating Temperature
+ 85 C
Package / Case
QFN EP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN8700C-AEZG-TR
Manufacturer:
TOSHIBA
Quantity:
24 000
Part Number:
LAN8700C-AEZG-TR
Manufacturer:
SMSC
Quantity:
1 881
Part Number:
LAN8700C-AEZG-TR
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN8700C-AEZG-TR
Quantity:
1 494
Chapter 10 Revision History
Revision 2.2 (12-04-09)
REVISION LEVEL
(12-04-09)
(03-06-09)
(07-15-08)
(03-18-08)
(03-18-08)
(03-18-08)
(03-18-08)
(03-18-08)
(03-18-08)
(03-18-08)
(03-18-08)
& DATE
Rev. 2.2
Rev. 2.1
Rev. 2.0
Rev. 1.9
Rev. 1.9
Rev. 1.9
Rev. 1.9
Rev. 1.9
Rev. 1.9
Rev. 1.9
Rev. 1.9
Table 6.1, "SMI Timing Values"
Section 5.4.6
Table 5.34
Section 6.3
Section 5.4.8
Section 4.6.3
Section 6.6
Figure 1.1
Section 4.11
Table 5.45
Table 5.28
Chapter 9, Package Outline, Tape
and Reel
Figure 6.7, "100M RMII Transmit
Timing Diagram"
Table 6.5, "10M MII Transmit Timing
Values"
Figure 6.5, "10M MII Transmit Timing
Diagrams"
Table 6.3, "100M MII Transmit
Timing Values"
Figure 6.3, "100M MII Transmit
Timing Diagram"
Table 6.11, "Reset Timing Values"
Table 6.4, "10M MII Receive Timing
Values"
Section 4.6.2.1, "Reference Clock"
SECTION/FIGURE/ENTRY
Table 10.1 Customer Revision History
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR
DATASHEET
78
Updated T1.2 maximum to 300ns
Removed reference to internal POR system.
Added note the nRST should be low until VDDIO
and VDD_CORE are stable. Added Figure.
Corrected bit value for Asymmetric and Symmetric
PAUSE.
Improved timing values.
Enhanced this section.
Added information about register bit 18.14.
Added section on clock, with crystal specification
table.
Removed GPIO from the LED block.
Removed reference to GP01 pin in third paragraph.
Renamed Bits 7-9 as Reserved.
Renamed Bits 7-9 as Reserved.
Tape and reel drawings and ordering info added.
Replaced figure
Removed the text “T5.2” in the “Parameter” column
Replaced figure
Removed the text “T3.2” in the “Parameter” column
Replaced figure
Changed the MIN value for T11.3:
From: “400”
To: “10”
Deleted last row in table
First sentence of second paragraph changed:
From: “between 35% and 65%”
To: “between 40% and 60%”
CORRECTION
SMSC LAN8700/LAN8700i
®
Technology in a Small Footprint
Datasheet

Related parts for LAN8700C-AEZG-TR