PCF8576CT/1 NXP Semiconductors, PCF8576CT/1 Datasheet - Page 27

IC, LCD DRIVER, LOW-MUX, 56VSOP

PCF8576CT/1

Manufacturer Part Number
PCF8576CT/1
Description
IC, LCD DRIVER, LOW-MUX, 56VSOP
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PCF8576CT/1

Supply Current
120µA
No. Of Digits / Alpha
20
Meter Display Type
LCD
Supply Voltage Range
2V To 6V
Driver Case Style
VSOP
No. Of Pins
56
Operating Temperature Range
-40°C To +85°C
Base
RoHS Compliant
No. Of Segments
40
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCF8576CT/1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF8576CT/1
0
Company:
Part Number:
PCF8576CT/1
Quantity:
15 000
Part Number:
PCF8576CT/1,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCF8576CT/1112
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
PCF8576CT/1118
Manufacturer:
NXPSemicondu
Quantity:
2 802
Part Number:
PCF8576CT/1Ј¬112
Manufacturer:
NXP
Quantity:
880
Part Number:
PCF8576CT/1Ј¬118
Manufacturer:
NXP
Quantity:
21 000
NXP Semiconductors
PCF8576C
Product data sheet
7.18 Command decoder
The I
condition (S) from the I
slave addresses available. All PCF8576Cs with the corresponding SA0 level acknowledge
in parallel with the slave address but all PCF8576Cs with the alternative SA0 level ignore
the whole I
After acknowledgement, one or more command bytes follow which define the status of the
addressed PCF8576Cs.
The last command byte is tagged with a cleared most significant bit, the continuation bit C.
The command bytes are also acknowledged by all addressed PCF8576Cs on the bus.
After the last command byte, a series of display data bytes may follow. These display
bytes are stored in the display RAM at the address specified by the data pointer and the
subaddress counter. Both data pointer and subaddress counter are automatically updated
and the data is directed to the intended PCF8576C device. The acknowledgement after
each byte is made only by the (A0, A1, and A2) addressed PCF8576C. After the last
display byte, the I
The command decoder identifies command bytes that arrive on the I
commands carry a continuation bit C in their most significant bit position as shown in
Figure
will also represent a command. If this bit is set logic 0, it indicates that the command byte
is the last in the transfer. Further bytes will be regarded as display data.
The five commands available to the PCF8576C are defined in
Fig 19. I
Fig 20. General format of the command byte
2
(1) C = 0; last command
(2) C = 1; commands continue
C-bus protocol is shown in
20. When this bit is set logic 1, it indicates that the next byte of the transfer to arrive
2
S
C-bus protocol
2
C-bus transfer.
0 1 1 1 0 0
slave address
All information provided in this document is subject to legal disclaimers.
2
C-bus master issues a STOP condition (P).
1 byte
2
Rev. 10 — 22 July 2010
C-bus master which is followed by one of the two PCF8576C
S
A
0
R/W
MSB
0 A C
C
Figure
acknowledge by
all addressed
n ≥ 1 byte(s)
PCF8576Cs
COMMAND
REST OF OPCODE
19. The sequence is initiated with a START
Universal LCD driver for low multiplex rates
A
msa833
DISPLAY DATA
n ≥ 0 byte(s)
LSB
Table
by A0, A1 and A2
update data pointers
subaddress counter
PCF8576C only
PCF8576C
and if necessary,
acknowledge
2
8.
C-bus. All available
selected
© NXP B.V. 2010. All rights reserved.
A
P
mbe538
27 of 57

Related parts for PCF8576CT/1