DS90LV048ATMTC National Semiconductor, DS90LV048ATMTC Datasheet - Page 6

no-image

DS90LV048ATMTC

Manufacturer Part Number
DS90LV048ATMTC
Description
IC, LVDS DIFF LINE RECEIVER, TSSOP-16
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90LV048ATMTC

Supply Current
15mA
Supply Voltage Range
3V To 3.6V
Driver Case Style
TSSOP
No. Of Pins
16
Operating Temperature Range
-40°C To +85°C
Device Type
Differential Line Receiver
Current Rating
9mA
Data Rate Max
400Mbps
Rohs Compliant
No
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS90LV048ATMTC
Manufacturer:
NS
Quantity:
1 764
Part Number:
DS90LV048ATMTC
Manufacturer:
NS44
Quantity:
253
Part Number:
DS90LV048ATMTC
Manufacturer:
har
Quantity:
10
Part Number:
DS90LV048ATMTC
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
DS90LV048ATMTC
0
Company:
Part Number:
DS90LV048ATMTC
Quantity:
12 495
Part Number:
DS90LV048ATMTC/NOP
Manufacturer:
HARRIS
Quantity:
20 000
Part Number:
DS90LV048ATMTCX
Manufacturer:
NSC
Quantity:
8 000
Part Number:
DS90LV048ATMTCX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
DS90LV048ATMTCX
Quantity:
10 000
Part Number:
DS90LV048ATMTCX/NOPB
0
www.national.com
Applications Information
gin (+25mV − (−35mV)). With the enhanced threshold region
of −100mV to 0V, this small external fail-safe biasing of
+25mV (with respect to 0V) gives a DNM of a comfortable
60mV. With the standard threshold region of
Fail-Safe Feature:
The LVDS receiver is a high gain, high speed device that
amplifies a small differential signal (20mV) to CMOS logic
levels. Due to the high gain and tight threshold of the re-
ceiver, care should be taken to prevent noise from appearing
as a valid signal.
The receiver’s internal fail-safe circuitry is designed to
source/sink a small amount of current, providing fail-safe
protection (a stable known state of HIGH output voltage) for
floating, terminated or shorted receiver inputs.
1.
2.
3.
Ordering Information
device, and if an application requires only 1, 2 or 3
receivers, the unused channel(s) inputs should be left
OPEN. Do not tie unused receiver inputs to ground or
any other voltages. The input is biased by internal high
value pull up and pull down resistors to set the output to
a HIGH state. This internal circuitry will guarantee a
HIGH, stable output state for open inputs.
unplugged), or if the driver is in a TRI-STATE or power-
off condition, the receiver output will again be in a HIGH
state, even with the end of cable 100
sistor across the input pins. The unplugged cable can
become a floating antenna which can pick up noise. If
the cable picks up more than 10mV of differential noise,
the receiver may see the noise as a valid signal and
switch. To insure that any noise is seen as common-
mode and not differential, a balanced interconnect
should be used. Twisted pair cable will offer better bal-
ance than flat ribbon cable.
the receiver inputs together, thus resulting in a 0V differ-
ential input voltage, the receiver output will remain in a
HIGH state. Shorted input fail-safe is not supported
across the common-mode range of the device (GND to
2.4V). It is only supported with inputs shorted and no
external common-mode voltage applied.
Open Input Pins. The DS90LV048A is a quad receiver
Terminated Input. If the driver is disconnected (cable
Shorted Inputs. If a fault condition occurs that shorts
−40˚C to +85˚C
−40˚C to +85˚C
Temperature
Operating
FIGURE 6. VTC of the DS90LV048A LVDS Receiver
(Continued)
termination re-
±
100mV, the
Package Type/
TSSOP/MTC16
SOP/M16A
Number
6
external fail-safe biasing would need to be +25mV with
respect to +100mV or +125mV, giving a DNM of 160mV
which is stronger fail-safe biasing than is necessary for the
DS90LV048A. If more DNM is required, then a stronger
fail-safe bias point can be set by changing resistor values.
External lower value pull up and pull down resistors (for a
stronger bias) may be used to boost fail-safe in the presence
of higher noise levels. The pull up and pull down resistors
should be in the 5k to 15k range to minimize loading and
waveform distortion to the driver. The common-mode bias
point should be set to approximately 1.2V (less than 1.75V)
to be compatible with the internal circuitry.
Additional information on fail-safe biasing of LVDS devices
may be found in AN-1194.
Pin Descriptions
10, 11, 14,
2, 3, 6, 7
1, 4, 5, 8
Pin No.
15
16
13
12
9
DS90LV048ATMTC
DS90LV048ATM
Order Number
Name
R
GND
R
R
EN*
V
EN
OUT
IN+
IN−
CC
10088830
Non-inverting receiver input pin
Inverting receiver input pin
Receiver output pin
Receiver enable pin: When EN is
low, the receiver is disabled.
When EN is high and EN* is low
or open, the receiver is enabled. If
both EN and EN* are open circuit,
then the receiver is disabled.
Receiver enable pin: When EN* is
high, the receiver is disabled.
When EN* is low or open and EN
is high, the receiver is enabled. If
both EN and EN* are open circuit,
then the receiver is disabled.
Power supply pin, +3.3V
Ground pin
Description
±
0.3V

Related parts for DS90LV048ATMTC