CS42516-CQZR Cirrus Logic Inc, CS42516-CQZR Datasheet - Page 14

no-image

CS42516-CQZR

Manufacturer Part Number
CS42516-CQZR
Description
IC,Soundcard Circuits,QFP,64PIN,PLASTIC
Manufacturer
Cirrus Logic Inc
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS42516-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
14
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI
(For CQZ, T
5.25 V; Inputs: Logic 0 = DGND, Logic 1 = VLC, C
Notes:
CCLK Clock Frequency
CS High Time Between Transmissions
CS Falling to CCLK Edge
CCLK Low Time
CCLK High Time
CDIN to CCLK Rising Setup Time
CCLK Rising to DATA Hold Time
CCLK Falling to CDOUT Stable
Rise Time of CDOUT
Fall Time of CDOUT
Rise Time of CCLK and CDIN
Fall Time of CCLK and CDIN
20. If Fs is lower than 46.875 kHz, the maximum CCLK frequency should be less than 128 Fs. This is
21. Data must be held for sufficient time to bridge the transition time of CCLK.
22. For f
A
dictated by the timing requirements necessary to access the Channel Status and User Bit buffer
memory. Access to the control register file can be carried out at the full 6 MHz rate. The minimum
allowable input sample rate is 8 kHz, so choosing CCLK to be less than or equal to 1.024 MHz should
be safe for all possible conditions.
= -10 to +70° C; For DQZ, T
sck
<1 MHz.
Parameter
CDOUT
CDIN
CCLK
CS
t css
Figure 4. Control Port Timing - SPI Format
t r2
A
= -40 to +85° C; VA=VARX = 5 V, VD =VLS= 3.3 V; VLC = 1.8 V to
t dsu
L
t scl
t f2
= 30 pF)
(Note 20)
(Note 21)
(Note 22)
(Note 22)
t sch
t dh
t pd
Symbol
f
t
t
t
t
t
t
t
csh
sch
dsu
t
t
t
t
sck
css
scl
dh
pd
r1
f1
r2
f2
Min
1.0
20
66
66
40
15
0
-
-
-
-
-
t csh
Typ
FORMAT
-
-
-
-
-
-
-
-
-
-
-
-
Max
100
100
6.0
50
25
25
-
-
-
-
-
-
CS42516
DS583F1
Units
MHz
µ s
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for CS42516-CQZR