MAX1303BEUP+ Maxim Integrated Products, MAX1303BEUP+ Datasheet - Page 28

no-image

MAX1303BEUP+

Manufacturer Part Number
MAX1303BEUP+
Description
ADC Single SAR 115KSPS 16-Bit Serial 20-Pin TSSOP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of MAX1303BEUP+

Package
20TSSOP
Resolution
16 Bit
Sampling Rate
115 KSPS
Architecture
SAR
Number Of Adcs
1
Number Of Analog Inputs
4|2
Digital Interface Type
Serial (SPI, QSPI, Microwire)
Input Type
Voltage
Signal To Noise Ratio
90(Typ) dB
Polarity Of Input Voltage
Unipolar|Bipolar
When a zero-scale analog input voltage is applied to
the converter inputs, the digital output is all ones
(0xFFFF). Ideally, the transition from 0xFFFF to 0xFFFE
occurs at AGND1 - 0.5 LSB. Unipolar offset error is the
amount of deviation between the measured zero-scale
transition point and the ideal zero-scale transition point,
with all untested channels grounded.
When a zero-scale analog input voltage is applied to
the converter inputs, the digital output is all zeros
(0x0000). Ideally, the transition from 0x0000 to 0x0001
occurs at AGND1 + 0.5 LSB. Unipolar offset error is the
amount of deviation between the measured zero-scale
transition point and the ideal zero-scale transition point,
with all untested channels grounded.
When a zero-scale analog input voltage is applied to
the converter inputs, the digital output is a one followed
by all zeros (0x8000). Ideally, the transition from
0x7FFF to 0x8000 occurs at (2
set error is the amount of deviation between the mea-
sured midscale transition point and the ideal midscale
transition point, with untested channels grounded.
When a positive full-scale voltage is applied to the con-
verter inputs, the digital output is all ones (0xFFFF). The
transition from 0xFFFE to 0xFFFF occurs at 1.5 LSB
below full scale. Gain error is the amount of deviation
between the measured full-scale transition point and
the ideal full-scale transition point with the offset error
removed and all untested channels grounded.
Unipolar endpoint overlap is the change in offset when
switching between complementary input voltage
ranges. For example, the difference between the volt-
age that results in a 0xFFFF output in the -V
input voltage range and the voltage that results in a
0x0000 output in the 0 to +V
is the unipolar endpoint overlap. The unipolar endpoint
overlap is positive for the MAX1302/MAX1303, prevent-
ing loss of signal or a dead zone when switching
between adjacent analog input voltage ranges.
A 100mV
input frequency is then swept up to the point where the
amplitude of the digitized conversion result has
decreased by -3dB.
8-/4-Channel, ±V
Serial 16-Bit ADCs
28
______________________________________________________________________________________
P-P
sine wave is applied to the ADC, and the
Unipolar Endpoint Overlap
Unipolar Offset Error
REF
Small-Signal Bandwidth
N-1
Bipolar Offset Error
/2 input voltage range
- 0.5) LSB. Bipolar off-
REF
0V to +FSR
-FSR to 0V
Gain Error
REF
/2 to 0V
Multirange Inputs,
A 95% of full-scale sine wave is applied to the ADC,
and the input frequency is then swept up to the point
where the amplitude of the digitized conversion result
has decreased by -3dB.
CMRR is the ability of a device to reject a signal that is
“common” to or applied to both input terminals. The
common-mode signal can be either an AC or a DC sig-
nal or a combination of the two. CMR is expressed in
decibels. Common-mode rejection ratio is the ratio of
the differential signal gain to the common-mode signal
gain. CMRR applies only to differential operation.
PSRR is the ratio of the output-voltage shift to the
power-supply-voltage shift for a fixed input voltage. For
the MAX1302/MAX1303, AV
5.25V. PSRR is expressed in decibels and is calculated
using the following equation:
For the MAX1302/MAX1303, PSRR is tested in bipolar
operation with the analog inputs grounded.
Aperture jitter, t
variation in the sampling instant (Figure 21).
Aperture delay, t
SCLK to the sampling instant (Figure 21).
SNR is computed by taking the ratio of the RMS signal
to the RMS noise. RMS noise includes all spectral com-
ponents to the Nyquist frequency excluding the funda-
mental, the first five harmonics, and the DC offset.
SINAD is computed by taking the ratio of the RMS sig-
nal to the RMS noise plus distortion. RMS noise plus
distortion includes all spectral components to the
Nyquist frequency excluding the fundamental and the
DC offset.
PSRR dB
Signal-to-Noise Plus Distortion (SINAD)
[
SINAD dB
]
=
Common-Mode Rejection Ratio (CMRR)
20
Power-Supply Rejection Ratio (PSRR)
(
AJ
AD
×
, is the statistical distribution of the
, is the time from the falling edge of
)
Signal-to-Noise Ratio (SNR)
log
=
20
V
OUT
DD1
×
( .
5 25
log
5 25
Full-Power Bandwidth
can vary from 4.75V to
.
V
Signal
Noise
V
Aperture Delay
)
Aperture Jitter
4 75
V
RMS
RMS
.
OUT
V
( .
4 75
V
)

Related parts for MAX1303BEUP+